

40V, 300mA, Low Quiescent Current Adjustable Output Linear Regulator

DESCRIPTION

The MP2019 is a low-power linear regulator that supplies power to systems with high-voltage batteries. It includes a wide 3V to 40V input range, low-dropout voltage, and a low quiescent-supply current. The low quiescent current and low dropout voltage allow operations at extremely low-power levels. Therefore, the MP2019 is ideal for low-power microcontrollers and battery-powered equipment.

The MP2019 provides a wide variety of fixed output-voltage options (if requested): 1.8V, 1.9V, 2.3V, 2.5V, 3.0V, 3.3V, 3.45V, and 5.0V; also, it provides the output-adjustable option (from 1.2V to 15V).

The regulator output current is limited internally, and the device is protected against short-circuit, over-load, and over-temperature conditions.

The MP2019 includes thermal shutdown (TSD), current-limiting fault protection, and is available in a SOIC-8 EP package.

FEATURES


- 3V to 40V Input Range
- 10µA Quiescent Supply Current
- Stable with Low-Value Output Ceramic Capacitor (> 0.47µF)
- 300mA Specified Current
- Fixed 5V, 3.3V, and Adjustable Output (1.2 V to 15 V) Versions
- Output ±2% Accuracy Over Temperature
- Specified Current Limit
- Power Good
- Programmable Power Good Delay
- Thermal Shutdown and Short-Circuit Protection
- -40°C to +150°C Specified Junction-Temperature Range
- Available in a SOIC-8 EP Package

APPLICATIONS


- Industrial/Automotive Applications
- Portable/Battery-Powered Equipment
- Ultra-Low Power Microcontrollers
- Cellular Handsets
- Medical Imaging

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



Output-Adjustable Version



Output-Fixed Version



ORDERING INFORMATION

Part Number*	Package	Top Marking	
MP2019GN	SOIC-8 EP	See Below	
MP2019GN-33	SOIC-8 EP	See Delow	

^{*} For Tape & Reel, add suffix –Z (e.g. MP2019GN–Z);

TOP MARKING

MP2019 LLLLLLLL MPSYWW

MP2019: part code of MP2019GN;

LLLLLL: lot number; MPS: MPS prefix: Y: year code; WW: week code:

TOP MARKING


M2019-33 LLLLLLLL MPSYWW

MP2019-33: part code of MP2019GN-33

LLLLLL: lot number; MPS: MPS prefix: Y: year code; WW: week code:



PACKAGE REFERENCE



ABSOLUTE MAXIMUM	
OUT	0.3V to +17V
PGDL, FB Junction Temperature	0.3V to +6V
Lead TemperatureStorage Temperature	-65°C to +150°C
Continuous Power Dissipation SOIC-8 EP	
ESD SUSCEPTIBILITY (3) HBM (Human Body Mode) MM (Machine Mode)	
Recommended Operating Supply Voltage V_{IN} Output Voltage V_{OUT}	3V to 40V 1.2V to 15V

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
SOIC-8 EP	50	10	.°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Devices are ESD sensitive. Handle with precaution.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = V_{EN} = 13.5V$, $T_J = +25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
Input Voltage	V _{IN}			3		40	V
Output-Voltage Range	V _{OUT}			1.2		15	V
			0 <i<sub>LOAD<1mA</i<sub>		10	15	μΑ
		MP2019GN	1mA <i<sub>LOAD<30mA</i<sub>		15	21	
GND Current			30mA <i<sub>LOAD<300mA</i<sub>		65	95	
GND Current	I _{GND}	MP2019GN-33	0 <i<sub>LOAD<1mA</i<sub>		12	16	
			1mA <i<sub>LOAD<30mA</i<sub>		16	22	μΑ
			30mA <i<sub>LOAD<300mA</i<sub>		65	95	
Shutdown Supply Current	Is	V _{EN} =0V				1	μA
Load Current Limit	I _{LIMIT}	V_{IN} =7 V , V_{OUT} = 0 V	1	600	1000	1350	mA
FB Voltage	V_{FB}	FB = OUT, I _{LOAD} =	5mA	1.225	1.25	1.275	V
Output Voltage Accuracy		MP2019GN-33, I _{LOAD} =5mA		3.2	3.3	3.4	V
	$V_{ extsf{DROPOUT}}$	MP2019GN	V_{OUT} =5V, I_{LOAD} = 150mA		200	400	- mV
Dropout Voltage ⁽⁶⁾			V _{OUT} =5V, I _{LOAD} = 300mA		420	550	
		MP2019GN-33	V_{OUT} =3.3V, I_{LOAD} = 150mA		230	430	
			V _{OUT} =3.3V, I _{LOAD} = 300mA		480	640	
FB Input Current	I _{FB}	MP2019GN	V _{FB} = 1.3V			50	nA
Line Regulation		MP2019GN	V_{IN} = 3V to 40V, I_{LOAD} = 5mA, V_{OUT} = V_{FB}	-10	1	10	m\/
Line Regulation		MP2019GN-33	V_{IN} = 5V to 40V, I_{LOAD} = 5mA, V_{OUT} = 3.3V	-10	1	10	- mV
Load Regulation		MP2019GN	I_{LOAD} = 5mA to 300mA, V_{OUT} = 5V		1	15	mV
Load Negulation		MP2019GN-33	I_{LOAD} = 5mA to 300mA, V_{OUT} = 3.3V		1	15	1117
		100Hz, C _{OUT} = 10	μF, I _{LOAD} =10mA		57		dB
Output Voltage PSRR ⁽⁷⁾		$1kHz$, $C_{OUT} = 10\mu F$, $I_{LOAD} = 10mA$			45		dB
		100kHz, C _{OUT} = 1	0μF, I _{LOAD} =10mA		51		dB



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = V_{EN} = 13.5V$, $T_J = +25$ °C, unless otherwise noted.

Parameter	Symbol	Condition		Min	Тур	Max	Units	
Start-Up Response Time		MP2019GN	$\begin{array}{l} R_{LOAD} {=} 500\Omega, \ V_{OUT} {=} 5V, \\ C_{OUT} {=} 22\mu F, V_{OUT} \ from \\ 10\% \ to \ 90\% \end{array}$		0.9	1.5	ms	
otalt-op Nesponse Time		MP2019GN-33	$\begin{array}{c} R_{\text{LOAD}} {=} 500 \Omega, V_{\text{OUT}} {=} 3.3 V, \\ C_{\text{OUT}} {=} 22 \mu F, V_{\text{OUT}} \ \ \text{from} \\ 10\% \ \ \text{to} \ \ 90\% \end{array}$		0.5	1		
EN Threshold Voltage	V_{IL}					0.3	V	
2. Tribonola Tollago	V_{IH}			1.8			V	
EN Input Current		EN = 0V or 15V			0.1	0.5	μΑ	
PG Rising Threshold		MP2019GN		89%	93%	97%	V_{FB}	
TO Rising Threshold	MP2019GN-33		88%	92%	96%	V FB		
PG Rising Threshold Hysteresis					5%		V_{FB}	
PG Low Voltage		Sink 1mA Current			0.1	0.4	V	
PG Leakage Current		V _{PG} =5V				1	μA	
PGDL Charging Current		V _{PGDL} =1V		3	5.5	9	μA	
PGDL Rising Threshold				1.4	1.7	2	V	
PGDL Falling Threshold				0.2	0.4	0.7	V	
PG Delay Time		C _{PGDL} =47nF		5	10	15	ms	
PG Reaction Time		C _{PGDL} =47nF			0.5	2	μs	
Thermal Shutdown ⁽⁷⁾	T_{SD}				165		°C	
Thermal Shutdown Hysteresis ⁽⁷⁾	ΔTSD				30		°C	

Notes:

© 2015 MPS. All Rights Reserved.

⁶⁾ Dropout Voltage: Measured when the output voltage VOUT has dropped 100mV from the nominal value obtained at VIN=13.5V.

⁷⁾ Derived from bench characterization. Not tested in production.





PIN FUNCTIONS


Pin#	Name	Description
1	OUT	Regulated Output Voltage. Only a low-value ceramic capacitor (≥ 0.47µF) on the output is required for stability.
2	NC	No Connection. Do NOT connect.
3	GND	Ground. Connect the exposed pad and GND to the same ground plane.
4	VIN	Input Voltage. Connect a 3V to 40V supply to VIN.
5	EN	Regulator On/Off Control Input. Logic low shuts down the IC; logic high starts up the IC. Connect EN to VIN for automatic start-up.
6	PG	Power Good.
7	PGDL	Programmable Power-Good Delay Time.
8	FB	Feedback Input for Output Adjustable Version. FB is regulated to 1.25V nominally. This terminal is used to set the output voltage.





TYPICAL PERFORMANCE CHARACTERISTICS

















TYPICAL PERFORMANCE CHARACTERISTICS


 $C_{IN} = 1\mu F$, $C_{OUT} = 22\mu F$, $V_{OUT} = 5V$, $T_A = 25^{\circ}C$, unless otherwise noted.






TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $C_{IN} = 1\mu F$, $C_{OUT} = 22\mu F$, $V_{OUT} = 5V$, $T_A = 25^{\circ}C$, unless otherwise noted.




PSRR vs. Frequency








TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $C_{IN} = 1\mu F$, $C_{OUT} = 22\mu F$, $V_{OUT} = 5V$, $T_A = 25^{\circ}C$, unless otherwise noted.












Short-Circuit Steady State



© 2015 MPS. All Rights Reserved.



FUNCTIONAL BLOCK DIAGRAM




FIGURE 1. Functional Block Diagram



OPERATION

The MP2019 is a linear regulator that supplies power to systems with high-voltage batteries. It includes a wide 3V to 40V input range, low dropout voltage, and a low quiescent-supply current (see Fig. 1).

The MP2019 provides a wide variety of fixed output-voltage options: 1.8V, 1.9V, 2.3V, 2.5V, 3.0V, 3.3V, 3.45V, and 5.0V; also, it provides the output-adjustable option (from 1.2V to 15V).

The output-adjustable version has an output that is adjustable from 1.2V to 15V with a simple resistor divider. It uses external feedback, allowing the user to set the output voltage with an external resistor divider. The FB threshold is 1.25V, typically.

The IC enters shutdown mode when EN is low. In shutdown mode, the pass transistor, control circuitry, reference, and all biases turn off; this reduces the supply current to <0.1µA. Connect EN to VIN for automatic start-up.

The regulator output current is limited internally, and the device is protected against short-circuit, over-load, and over-temperature conditions (see Fig. 2).

The peak output current is limited to around 1000mA, which exceeds the 300mA recommended continuous output current.

When the junction temperature is too high, the thermal sensor sends a signal to the control logic which shuts down the IC. The IC will re-start when the temperature has cooled sufficiently.

The maximum power output current is a function of the package's maximum power dissipation for a given temperature.

The maximum power dissipation is dependent on the thermal resistance of the case and the circuit board, the temperature difference between the die junction and the ambient air, and the rate of air flow. GND and the exposed pad must be connected to the ground plane for proper dissipation.




FIGURE 2. Power Good Timing



APPLICATION INFORMATION

COMPONENT SELECTION

Setting the Output Voltage

Set the output voltage of the MP2019 by using a resistor divider (see Fig. 3).




FIGURE 3. FB Resistor Divider to Set Vout

Choose R2=1M Ω to maintain a 1.215 μ A minimum load. Calculate the value for R1 using the following equation:

$$R1 = R2 \times \left(\frac{V_{OUT}}{1.25V} - 1 \right)$$

For a fixed-output version, VOUT can be adjusted by adding an external resistor divider (see Fig. 4). When choosing an external divider, take the internal FB resistor divider into consideration.




FIGURE 4. FB Divider for Fixed-Output Version

When R2 is selected, R1 can be calculated with the equation below:

$$R1 = \frac{R1_{IN}}{\frac{1.25 \times R1_{IN} \times (R2 + R2_{IN})}{(V_{OUT} - 1.25) \times R2 \times R2_{IN}}}$$

Table 1 below shows the internal FB resistor dividers for different fixed-output versions.

TABLE 1. Internal FB Resistor Divider

Fixed-Output Voltage	R1_IN	R2_IN
3.3V	1.64ΜΩ	1ΜΩ

Table 2 below shows various output voltages for a fixed-output version with an external FB divider...

TABLE 2. 3.3V Fixed-Output Version with External FB Divider

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
11	80.6	10
8.5	59	10
8	54.9	10
6.5	43	10
5	30.1	10

Enable Control (EA)

EN is a digital control pin that turns the regulator on and off. When EN is pulled below 0.3V, the chip shuts down. When EN is pulled above 1.8V, the chip starts up. If this function is not used, EN can be connected to VIN directly.

Input Capacitor

For efficient operation, place a ceramic capacitor, (C1) between $1\mu F$ and $10\mu F$ of dielectric type (X5R or X7R) between the input pin and ground. Larger values in this range improve line transient response.

Output Capacitor

For stable operation, use a ceramic capacitor (C2) of type X5R or X7R between $1\mu F$ and $22\mu F$. Larger values in this range improve load transient response and reduce noise. Output capacitors of other dielectric types may be used, but they are not recommended as their capacitance can deviate greatly from their rated value over temperature.

To improve load transient response, add a small ceramic (X5R, X7R, or Y5V dielectric) 2.2nF feed-forward capacitor in parallel with R1. The feed-forward capacitor is not required for stable operation.

Output Noise

The MP2019 exhibits noise on the output during normal operation. This noise is negligible for most applications. However, in applications that include analog-to-digital converters (ADCs) of more than 12 bits, consider the ADC's power supply rejection specifications. The feed-forward capacitor C2 across R1 reduces significantly the output noise.





PCB Layout Guidelines

Efficient PCB layout is critical to achieve good regulation, ripple rejection, transient response, and thermal performance. It is recommended highly to duplicate the EVB layout for optimum performance.


If changes are necessary, refer to Fig. 5 and follow the guidelines below:

- Place input and output bypass ceramic capacitors close to VIN and OUT, respectively.
- Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- Connect VIN, OUT, and especially, GND, respectively, to a large copper area to cool the chip. This improves thermal performance and long-term reliability.





Top Layer



Bottom Layer FIGURE 5. Recommended PCB Layout

DESIGN EXAMPLE

Fig. 6 is a design example following the application guidelines for V_{OUT} =3.3V with a feed-forward cap:




FIGURE 6. Design Example



TYPICAL APPLICATION CIRCUITS




FIGURE 7. 3.3V Output Typical Application Circuit






FIGURE 8. 3.3V Output with Feed-Forward Capacitor



PACKAGE INFORMATION


SOIC-8 EP







BOTTOM VIEW

SEE DETAIL "A"






FRONT VIEW



DETAIL "A"



NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKETS IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.