# Mobile SDRAM

# M52D128324A (2E)

# 1M x 32Bit x 4Banks Mobile Synchronous DRAM

#### FEATURES

- 1.8V power supply
- LVCMOS compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS Latency (2 & 3 )
  - Burst Length (1, 2, 4, 8 & full page)
  - Burst Type (Sequential & Interleave)
  - EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- Special Function Support
  - PASR (Partial Array Self Refresh)
    - TCSR (Temperature Compensated Self Refresh)
- DS (Driver Strength)
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

#### **GENERAL DESCRIPTION**

The M52D128324A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

#### **ORDERING INFORMATION**


Product ID	Max Freq.	Package	Comments
M52D128324A -5BG2E	200MHz	90 Ball BGA	Pb-free
M52D128324A -6BG2E	166MHz	90 Ball BGA	Pb-free
M52D128324A -7BG2E	143MHz	90 Ball BGA	Pb-free

### **BALL CONFIGURATION (TOP VIEW)**

(BGA90, 8mmX13mmX1.0mm Body, 0.8mm Ball Pitch)

	1	2	3	4	5	6	7	8	9
А	DQ26	DQ24	VSS				VDD	DQ23	DQ21
В	DQ28	VDDQ	VSSQ				VDDQ	VSSQ	DQ19
С	VSSQ	DQ27	DQ25				DQ22	DQ20	VDDQ
D	VSSQ	DQ29	DQ30				DQ17	DQ18	VDDQ
Е	VDDQ	DQ31	NC				NC	DQ16	VSSQ
F	VSS	DQM3	A3				A2	DQM2	VDD
G	A4	A5	A6				A10	A0	A1
н	A7	A8	NC				NC	BA1	A11
J	CLK	CKE	A9				BA0	CS	RAS
к	DQM1	NC	NC				CAS	WE	DQM0
L	VDDQ	DQ8	VSS				VDD	DQ7	VSSQ
М	VSSQ	DQ10	DQ9				DQ6	DQ5	VDDQ
Ν	VSSQ	DQ12	DQ14				DQ1	DQ3	VDDQ
Ρ	DQ11	VDDQ	VSSQ				VDDQ	VSSQ	DQ4
R	DQ13	DQ15	VSS				VDD	DQ0	DQ2

# FUNCTIONAL BLOCK DIAGRAM



## **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, column address : CA0 ~ CA7
BA0, BA1	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read / write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with $\overrightarrow{RAS}$ low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
	Write Enable	Enables write operation and row precharge.
WE	White Enable	Latches data in starting from CAS, WE active.
DQM0~3	Data Input / Output Mask	Makes data output Hi-Z, t <sub>SHZ</sub> after the clock and masks the output. Blocks data input when DQM active.
DQ0~31	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply / Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power / Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No Connection on the device.

## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 2.6	V
Voltage on VDD supply relative to Vss	Vdd,Vddq	-1.0 ~ 2.6	V
Operation ambient temperature	T <sub>A</sub>	0 ~ +70	°C
Storage temperature	Tstg	-55 ~ + 150	°C
Power dissipation	PD	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### **DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to Vss = 0V)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd,Vddq	1.7	1.8	1.95	V	1
Input logic high voltage	Vін	0.8 x VDDQ	1.8	VDDQ+0.3	V	2
Input logic low voltage	VIL	-0.3	0	0.3	V	3
Output logic high voltage	Vон	VDDQ - 0.2	-	-	V	Іон <b>=-0.1mA</b>
Output logic low voltage	Vol	-	-	0.2	V	lo∟= 0.1mA
Input leakage current	lı.	-2	_	2	uA	4

Note: 1. Under all conditions.  $V_{DDQ}$  must be less than or equal to  $V_{DD}$ . 2. VIH (max) = 2.2V AC. The overshoot voltage duration is  $\leq$  3ns.

3. V<sub>IL</sub> (min) = -1.0V AC. The undershoot voltage duration is  $\leq$  3ns.

4. Any input  $0V \le V_{IN} \le V_{DDQ}$ .

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

### **CAPACITANCE** (V<sub>DD</sub> = 1.8V, T<sub>A</sub> = 25°C, f = 1MHz)

Pin	Symbol	Min	Мах	Unit
CLOCK	Ссік	2.0	4.0	pF
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{CS}$ , CKE, DQM0~3	CIN	2.0	4.0	pF
ADDRESS	Cadd	2.0	4.0	pF
DQ0 ~DQ31	Соит	3.5	6.0	pF

# DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted)

Devenueter	Cumhal	Test Conditior			Versior	1		
Parameter	Symbol	Test Condition	1	-5	-6	-7	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 $t_{RC} \ge t_{RC}$ (min), $t_{CC} \ge t_{CC}$ (min),	lo∟= 0mA	55	50	45	mA	1
Precharge Standby	ICC2P	CKE≤V⊫(max), tcc =15ns			900		uA	
Current in power-down mode	ICC2PS	CKE≤V⊩(max), CLK≤V⊩(max	), tcc = ∞		900		uA	
Precharge Standby Current in non	Ісс2н	CKE ≥ V <sub>IH</sub> (min), $\overline{CS}$ ≥ V <sub>IH</sub> (min) Input signals are changed one t				mA		
power-down mode	Icc2NS	CKE≥V⊮(min), CLK≤V⊩(max) Input signals are stable	, tcc = $\infty$		mA			
Active Standby Current	Іссзр	CKE≤V⊫(max), tcc =15ns				mA		
in power-down mode	Іссзря	$CKE \le VIL(max), CLK \le VIL(max)$	), tcc = ∞			- mA		
Active Standby Current in non power-down mode	Іссзи	$\begin{array}{llllllllllllllllllllllllllllllllllll$	ime during 2clks	20			mA	
(One Bank Active)	Іссзія	CKE≥V⊮ (min), CLK≤V⊩(max Input signals are stable	), tcc=∞		mA			
Operating Current (Burst Mode)	Icc4	IoL= 0mA, Page Burst All Bank Activated, t <sub>CCD</sub> = t <sub>CCD</sub> (	min)	100	90	80	mA	1
Refresh Current	Icc5	$t_{RFC} \ge t_{RFC}(min)$		70	65	60	mA	2
			TCSR range	45		85	°C	
			Full array	950		1000		
Self Refresh Current	Icc6	CKE≤0.2V	1/2 array	900		950	1	
			1/4 array	850		900	uA	
			1/8 array	800		850	1	
Deep Power Down Current	Ісст	CKE ≤ 0.2V			10		uA	

Note: 1. Measured with outputs open. Addresses are changed only one time during tcc(min).


2. Refresh period is 64ms. Addresses are changed only one time during tcc(min).




# M52D128324A (2E)

#### AC OPERATING TEST CONDITIONS (VDD= 1.7V~1.95V)

Parameter	Value	Unit
Input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig.2	





(Fig.2) AC Output Load Circuit

#### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parar	notor		Symbol		Version		Unit	Note
Falai	neter		Symbol	-5	-6	-7	Unit	Note
Row active to row a	active delay		trrd(min)	10	12	14	ns	1
$\overline{RAS}$ to $\overline{CAS}$ dela	ıy		t <sub>RCD</sub> (min)	15	18	21	ns	1
Row precharge tim	е		t <sub>RP</sub> (min)	15	18	21	ns	1
Row active time			tras(min)	40	42	42	ns	1
	Row active time				100		us	-
Row cycle time	@ Operating		t <sub>RC</sub> (min)	55	60	63	ns	1
Row cycle line	@ Auto refresh		trfc(min)	55	60	63	ns	1,6
Last data in to new	col. Address c	delay	tcoL(min)		1			2
Last data in to row	precharge		tRDL(min)		2		CLK	2
Last data in to burs	st stop		tbdl(min)		1		CLK	2
Col. Address to col	. Address dela	у	tccp(min)		CLK	3		
Mode Register con Refresh command	Mode Register command to Active or Refresh command		tmrd(min)	2			CLK	-
Refresh period (4,096 rows)			tref(max)	64		ms	5	
Number of valid ou	tput data		CAS Latency=3 CAS Latency=2			ea	4	

Note:

- 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.
   A maximum of eight consecutive AUTO REFRESH commands (with t<sub>RFCmin</sub>) can be posted to any given SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8x15.6 μ s.)
- 6. A new command may be given  $t_{RFC}$  after self refresh exit.

Deve	me e t e m	Cumhal	-	5	-	·6	-	7	l lucit	Nata
Para	meter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS Latency =3	tcc	5	1000	6	1000	7	1000	ns	1
CER Cycle time	CAS Latency =2	icc	10	1000	10	1000	10	1000	115	'
CLK to valid	CAS Latency =3	tsac		4.5		5		6	ns	1
output delay	CAS Latency =2	ISAC		8		8		9	115	I
Output data hold	time	tон	2		2		2.5		ns	2
CLK high pulse w	vidth	tсн	2		2		2.5		ns	3
CLK low pulse wi	dth	tc∟	2		2		2.5		ns	3
Input setup time		tss	1.5		1.5		2		ns	3
Input hold time		tsн	1		1		1.5		ns	3
CLK to output in Low-Z		ts∟z	1		1		1		ns	2
CLK to output in	CAS Latency =3	tour		4.5		5		6		
Hi-Z	CAS Latency =2	tsнz		8		8		9	ns	-

#### AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

\*All AC parameters are measured from half to half.

Note: 1.Parameters depend on programmed CAS latency.

2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.

3.Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

#### MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA0~BA1	A11	A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	0	RFU	RFU	W.B.L	Т	М	CA	S Later	псу	BT	Bu	rst Len	gth

	Test Mode			CAS Latency			Bu	rst Type			Burst	Length	
A8	A7	Туре	A6	A5	A4	Latency	A3	Туре	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved
A9		Length	1	0	1	Reserved			1	0	1	Reserved	Reserved
0		Burst	1	1	0	Reserved			1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved			1	1	1	Full Page	Reserved


Full Page Length: 256

Note:

RFU (Reserved for future use) should stay "0" during MRS cycle.
 If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
 The full column burst (256 bit) is available only at sequential mode of burst type.



#### **Extended Mode Register**



Note: \* BA0, A11~A8 should stay "0" during EMRS cycle. \*\* MSB: most significant bit.

## Burst Length and Sequence

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

(Burst of Eight)

Starting Address (column address A2-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 4Mx32 device.

#### SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA0,1	A10/AP	A11 A9~A0	Note			
	Mode Registe	er Set	Н	Х	L	L	L	L	Х		OP COD	E	1,2		
Register	Extended Mo Set	de Register	Н	х	L	L	L	L	х	X OP CODE		E	1,2		
	Auto Refresh		Auto Refresh		н	Н	L	L	L	Н	х				3
Refresh		Entry		L	L	L	L	п	^		Х		3		
	Self Refresh	Exit	L	н	L	Н	Н	Н	х				3		
			L		Н	Х	Х	Х			X		3		
Bank Active & Rov	v Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	ddress			
Read &	Auto Precharg	ge Disable	н	x	L	н	L	LH	x	v	L	Column Address	4		
Column Address	Auto Precharg	ge Enable			-		_				н	(A0~A7)			
Write & Column	Auto Precharg	ge Disable	Н	V	L			L L	x	V L	L	Column	4		
Address	Auto Precharg	je Enable		X		Н	L				н	Address (A0~A7)	4,5		
Burst Stop	•		Н	Х	L	Н	Н	L	Х		Х		6		
Precharge	Bank Selection	n	н	Х	L	L	Н	L	х	V	L	· · ·	4		
concargo	All Banks	1								ХНХ		4			
Clock Suspend or		Entry	н	4 L	H	X	X	X	х						
Active Power Dow		Exit	L	H	L X	H X	H X	H X	X		Х	х			
		EXIL	L	н	× H	X	X	X	×						
		Entry	н	Н	L	L	A H	A H	Ĥ	Х					
Precharge Power	Down Mode				H	X	X	X		-	Х				
		Exit	L	. Н	L	H	H	H	Х						
DQM		Н			Х			V		Х		7			
No Operation Command		Н	х	Н	Х	Х	Х	х							
		Н		L	Н	Н	Н			Х					
Deep Power Down Mode		H	L	L	Н	Н	L	Х		Х					
Exit		Exit		Exit		Н	Х	Х	Х	Х	Х				

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

1. OP Code: Operation Code

A0~A10/AP, A11, BA0~BA1: Program keys (@MRS). BA1 = 0 for MRS and BA1 = 1 for EMRS

- 2. MRS/EMRS can be issued only at all banks precharge state.
- A new command can be issued after 2 clock cycles of MRS/EMRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at all banks idle state.


4. BA0~BA1: Bank select addresses.

If both BA1 and BA0 are "Low" at read, write, row active and precharge, bank A is selected. If both BA1 is "Low" and BA0 is "High" at read, write, row active and precharge, bank B is selected. If both BA1 is "High" and BA0 is "Low" at read, write, row active and precharge, bank C is selected. If both BA1 and BA0 are "High" at read, write, row active and precharge, bank C is selected. If both BA1 and BA0 are "High" at read, write, row active and precharge, bank D is selected If A10/AP is "High" at row precharge, BA1 and BA0 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read / write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after (Read DQM latency is 2).





# Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency=3, Burst Length=1

:Don't Care



Note: 1. All inputs expect CKE & DQM can be don't care when  $\overline{CS}$  is high at the CLK high going edge.

2. Bank active @ read/write are controlled by BA0~BA1.

BA1	BA0	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command


A10/AP	BA1	BA0	Operating	
	0	0	Disable auto precharge, leave A bank active at end of burst.	
0	0	1	Disable auto precharge, leave B bank active at end of burst.	
	1	0	Disable auto precharge, leave C bank active at end of burst.	
	1	1	Disable auto precharge, leave D bank active at end of burst.	
	0	0	Enable auto precharge, precharge bank A at end of burst.	
1	0	1	Enable auto precharge, precharge bank B at end of burst.	
	1	0	Enable auto precharge, precharge bank C at end of burst.	
	1	1	Enable auto precharge, precharge bank D at end of burst.	

4. A10/AP and BA0~BA1 control bank precharge when precharge is asserted.

A10/AP	BA1	BA0	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	Х	Х	All Banks



## **Power Up Sequence**




#### **Power-Up and Initialization Sequence**

The following sequence is required for POWER UP and Initialization.

- 1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
- Apply VDD before or at the same time as VDDQ
  - Apply VDDQ
- 2. Start clock and maintain stable condition for a minimum.
- 3. The minimum of 200us after stable power and clock (CLK), apply NOP & take CKE high.
- 4. Issue precharge commands for all banks of the device.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue mode register set command to initialize the mode register.
- 7. Issue extended mode register set command to set PASR and DS.

#### Read & Write Cycle at Same Bank @ Burst Length = 4




: Don't care

Note: 1.Minimum row cycle times is required to complete internal DRAM operation.

- 2.Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3.Output will be Hi-Z after the end of burst.(1,2,4,8 bit burst)

Burst can't end in Full Page Mode.


#### Page Read & Write Cycle at Same Bank @ Burst Length=4



:Don't Care

- Note: 1.To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
  - 2.Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
  - 3.DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.


### Page Read Cycle at Different Bank @ Burst Length=4



Note: 1.  $\overline{CS}$  can be don't cared when  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  are high at the clock high going edge.

2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

# Page Write Cycle at Different Bank @ Burst Length = 4




: Don't care

Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.


2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.





Note: 1.tcpL should be met to complete write.


#### Read & Write Cycle with Auto Precharge @ Burst Length =4





(In the case of Burst Length=1 & 2)


# Clock Suspension & DQM Operation Cycle @ CAS Latency=2, Burst Length=4



:Don't Care

Note: 1. DQM is needed to prevent bus contention.

#### Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length =Full page




:Don't Care

Note: 1.Burst can't end in full page mode, so auto precharge can't issue.

- 2.About the valid DQs after burst stop, it is same as the case of RAS interrupt.
  Both cases are illustrated above timing diagram. See the label 1, 2 on them.
  But at burst write, burst stop and RAS interrupt should be compared carefully.
  Refer the timing diagram of "Full page write burst stop cycle".
- 3.Burst stop is valid at every burst length.

#### Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length =Full page




:Don't Care

Note: 1. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of tRDL.

DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

2. Burst stop is valid at every burst length.




#### Burst Read Single bit Write Cycle @ Burst Length=2

Note: 1. BRSW modes is enabled by setting A9 "High" at MRS (Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.
When BRSW write command with auto precharge is executed, keep it in mind that trass should not be violated. Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

Elite Semiconductor Memory Technology Inc.


# Active/Precharge Power Down Mode @ CAS Latency=2, Burst Length=4



Note: 1. All banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK+tss prior to Row active command.
- 3. Can not violate minimum refresh specification. (64ms)

### Deep Power Down Mode Entry & Exit Cycle



Note:

DEFINITION OF DEEP POWER MODE FOR Mobile SDRAM:

Deep Power Down Mode is an operating mode to achieve maximum power reduction by cutting the power of the whole memory of the device. Once the device enters in Deep Power Down Mode, data will not be retained. Full initialization is required when the device exits from Deep Power Down Mode.


#### TO ENTER DEEP POWER DOWN MODE

- 1) The deep power down mode is entered by having  $\overline{CS}$  and  $\overline{WE}$  held low with  $\overline{RAS}$  and  $\overline{CAS}$  high at the rising edge of the clock. While CKE is low.
- 2) Clock must be stable before exited deep power down mode.
- 3) Device must be in the all banks idle state prior to entering Deep Power Down mode.

#### TO EXIT DEEP POWER DOWN MODE

- 4) The deep power down mode is exited by asserting CKE high.
- 5) 200µs wait time is required to exit from Deep Power Down.
- 6) Upon exiting deep power down an all bank precharge command must be issued followed by two auto refresh commands and a load mode register sequence.

### Self Refresh Entry & Exit Cycle



: Don't care

#### Note: TO ENTER SELF REFRESH MODE


- 1.  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  &  $\overline{\text{CAS}}$  with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".

cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.


#### TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5.  $\overline{\text{CS}}$  Starts from high.
- 6. Minimum tRFC is required after CKE going high to complete self refresh exit.
- 7. 4K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

#### Mode Register Set Cycle



#### Auto Refresh Cycle



:Don't Care

\* All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.


#### MODE REGISTER SET CYCLE

\*Note: 1. CS, RAS, CAS & WE activation at the same clock cycle with address key will set internal mode register.

2.Minimum 2 clock cycles should be met before new RAS activation.

3.Please refer to Mode Register Set table.


# Extended Mode Register Set Cycle



\*All banks precharge should be completed before Extended Mode Register Set cycle.

#### EXTENDED MODE REGISTER SET CYCLE

- \*Note: 1. CS, RAS, CAS & WE activation at the same clock cycle with address key will set internal mode register.
  - 2.Minimum 2 clock cycles should be met before new  $\overline{RAS}$  activation.
  - 3. Please refer to Mode Register Set table.



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
<b>A</b> <sub>1</sub>	0.30	0.35	0.40	0.012	0.014	0.016
<b>A</b> <sub>2</sub>		0.586			0.023	
Øb	0.40	0.45	0.50	0.016	0.018	0.020
D	7.90	8.00	8.10	0.311	0.315	0.319
Е	12.90	13.00	13.10	0.508	0.512	0.516
<b>D</b> <sub>1</sub>		6.40			0.252	
E <sub>1</sub>		11.20			0.441	
е		0.80			0.031	

Controlling dimension : Millimeter.

# **Revision History**

Revision	Date	Description
0.1	2010.01.26	Original
0.2	2010.05.11	Add package description into ball configuration
1.0	2012.08.24	<ol> <li>Delete "Preliminary"</li> <li>Add speed grade -6 and delete speed grade -10</li> <li>Correct the specification of t<sub>RC</sub> and t<sub>RFC</sub> for speed grade -5</li> <li>Add the specification of t<sub>MRD</sub></li> <li>Correct EMRS and Power Up Sequence</li> <li>Correct A(max) of packing dimension</li> <li>Correct typo and figures</li> <li>Modify the specification of I<sub>CC1</sub>, I<sub>CC2P</sub>,I<sub>CC2PS</sub>,I<sub>CC4</sub>,I<sub>CC6</sub> for speed grade -5/-7</li> </ol>

# **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.