

# **Specification for Approval**

PRODUCT NAME: PRODUCT NO.: RGS32256064YH001 9921302000

	CUSTOMER	
	APPROVED BY	
DATE:		

**RITDISPLAY CORP. APPROVED** 

- 1 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



# **REVISION RECORD**

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2008. 09. 03	
X02	<ul> <li>Add the information of module weight</li> <li>Add the lifetime specifications</li> <li>Add the panel electrical specifications</li> <li>Add the application circuit</li> </ul>	2008. 11. 10	Page 5, 6, 7, 8 & 15
A01	Transfer from X version	2009. 02. 09	
A02	<ul> <li>Add appendix of precautions for using the OLED module</li> </ul>	2014. 03. 31	Page 23~32



# CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	16
10. EXTERNAL DIMENSION	17
11. PACKING SPECIFICATION	18
12. APPENDIXES	19

# C) RITEK GROUP RiTdisplay Corporation

# 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

# 2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

# 3. FEATURES

- Small molecular organic light emitting diode.
- Color : Yellow.
- Panel matrix : 256x64.
- Driver IC : SSD1322.
- Excellent Quick response time : 10µs.
- Extremely thin thickness for best mechanism design : 2.01mm.
- High contrast : 2000:1.
- Wide viewing angle : 160°.
- 8-bit 6800/8080-series parallel interface, 3/4-wire Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 °C.
- Anti-glare polarizer.



## **4. MECHANICAL DATA**

	-		
NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	256 (W) x 64 (H)	dot
2	Dot Size	0.289 (W) x 0.289 (H)	mm <sup>2</sup>
3	Dot Pitch	0.309 (W) x 0.309 (H)	mm <sup>2</sup>
4	Aperture Rate	88	%
5	Active Area	79.084 (W) x 19.756 (H)	mm <sup>2</sup>
6	Panel Size	87.4 (W) x 28.5 (H)	mm <sup>2</sup>
7*	Panel Thickness	1.82 ± 0.1	mm
8	Module Size	87.4 (W) x 51.3 (H) x 2.01 (T)	mm <sup>3</sup>
9	Diagonal A/A size	3.2	inch
10	Module Weight	11.03 ± 10%	gram

\* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

# 5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V <sub>CI</sub> )	-0.3	4	V	Ta = 25 ℃	IC maximum rating
Supply Voltage ( $V_{CC}$ )	10	21	V	Ta = 25 ℃	IC maximum rating
Operating Temp.	-40	70	Ŝ		
Storage Temp	-40	85	S		
Humidity		85	%		
Life Time	24,000	-	Hrs	100 cd/m <sup>2</sup> , 50% checkerboard	Note (1)
Life Time	26,000	-	Hrs	90 cd/m <sup>2</sup> , 50% checkerboard	Note (2)
Life Time	30,000	-	Hrs	80 cd/m <sup>2</sup> , 50% checkerboard	Note (3)

(A) Under VCC = 14.5V, Ta = 25 °C, 50% RH.

- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 100  $cd/m^2$ :
  - Contrast setting : 0x74
  - Frame rate : 105Hz
  - Duty setting : 1/64
- (2) Setting of 90  $cd/m^2$  :
  - Contrast setting : 0x58
  - Frame rate : 105Hz
  - Duty setting : 1/64
- (3) Setting of 80  $cd/m^2$ :
  - Contrast setting : 0x4a
  - Frame rate : 105Hz
  - Duty setting : 1/64

# **CD** <sup>©RITEK GROUP</sup> **RITDISPLAY Corporation**

## **6. ELECTRICAL CHARACTERISTICS**

#### **6.1 D.C ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETERS	TEST CON	MIN	TYP	MAX	UNIT	
V <sub>CC</sub>	Operating Voltage	-	14	14.5	15	V	
V <sub>CI</sub>	Low voltage power supply	-		2.4	2.8	3.5	V
V <sub>DDIO</sub>	Power Supply for I/O pins	-		1.65	1.8	$V_{CI}$	V
V <sub>IH</sub>	High Logic Input Level	-		0.8* V <sub>DDIO</sub>	-	V <sub>DDIO</sub>	V
V <sub>IL</sub>	Low Logic Input Level	-		0	-	0.2* V <sub>DDIO</sub>	V
V <sub>OH</sub>	High Logic Output Level	I <sub>OUT</sub> = 10	)0uA	0.9* V <sub>DDIO</sub>	-	V <sub>DDIO</sub>	V
V <sub>OL</sub>	Low Logic Output Level	I <sub>OUT</sub> = 10	I <sub>OUT</sub> = 100uA		-	0.1* V <sub>DDIO</sub>	V
I <sub>CC</sub>	VCC Supply Current	VCI = 2.8V, VCC = 18V, VDDIO = 2.8V,Display	External VDD = 2.5V		2.2	2.6	mA
	VCC Supply Current	ON, No panel attached, contrast = FF	Internal VDD = 2.5V		2.2	2.6	
	VCI Supply Current	VCI = 2.8V, VCC = 18V, VDDIO = 2.8V, Display	External VDD = 2.5V		35	45	uA
I <sub>CI</sub>		ON, No panel attached, contrast = FF	Internal VDD = 2.5V		170	220	UA
		VCI = 2.8V, VCC = 18V, VDDIO =	External VDD = 2.5V		40	50	
I <sub>DDIO</sub>	VDDIO Supply Current	2.8V, Display ON, No panel attached, contrast = FF	Internal VDD = 2.5V		40	50	uA
	Comment Outer t Orman	Contrast = FF		310	340	370	uA
ISEG	Segment Output Current Setting V <sub>CC</sub> =20V,	Contrast = 7	-	170	-	uA	
	I <sub>REF</sub> =10uA	Contrast = 3	۶F	-	85	-	uA

Note 1:  $V_{CI}$ = 2.8 V ;  $V_{CC}$ = 14.5V ; Frame rate= 105Hz ; No panel attached.

Note 2: The Vcc input must keep in a stable value; ripple and noise are not allowed.

# RiTdisplay Corporation

#### **6.2 ELECTRO-OPTICAL CHARACTERISTICS**

#### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		42	44	mA	All pixels on (1)
Standby mode		4	5	mA	Standby mode
current		4	5	IIIA	10% pixels on (2)
Normal mode power		609	638	mW	All pixels on (1)
consumption		609	030	11100	All pixels off (1)
Standby mode power		58	72.5	mW	Standby mode
consumption		50	72.5	11100	10% pixels on (2)
Normal mode	80	90		cd/m <sup>2</sup>	Display Average
Luminance	00	90		Cu/III	Display Average
Standby mode		20		cd/m <sup>2</sup>	Display Average
Luminance		20		Cu/III	Display Average
CIEx (Yellow)	0.43	0.47	0.51		x, y (CIE 1931)
CIEy (Yellow)	0.45	0.49	0.53		x, y (OIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition :

- Driving Voltage : 14.5V \_
- Contrast setting : 0x58 \_
- Frame rate : 105Hz \_
- Duty setting: 1/64 -


(2) Standby mode condition :

- Driving Voltage : 14.5V \_
- Contrast setting : 0x0f \_
- Frame rate : 105Hz \_
- Duty setting: 1/64 \_


- 8 -

# **CD**<sup>®RITEK GROUP</sup> **7. INTERFACE**

7.1 FUNCTION BLOCK DIAGRAM



#### 7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

## **CD** RITEK GROUP Ritdisplay Corporation

#### 7.3 PIN ASSIGNMENTS

	IGNMEN	
PIN NAME	PIN NO.	DESCRIPTION
NC	1	No connection.
VSS	2	Ground pin.
NC	3	No connection.
VCC	4	Power supply for panel driving voltage.
VCOMH	5	COM signal deselected voltage level.
VCOMH	5	A capacitor should be connected between this pin and VSS.
VLSS	6	Analog system ground pin.
MS	7	This pin must be connected to VDDIO to enable the chip.
D7	8	
D6	9	
D5	10	
D4	11	These pins are bi-directional data bus connecting to the
D3	12	MCU data bus.
D2	13	
D1	14	
D0	15	
E/RD#	16	When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal.Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to VSS.
R/W#	17	When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin R/W (WR#) must be connected to VSS.
BS0	18	MOLL hurs interfaces and action mine
BS1	19	MCU bus interface selection pins.
DC#	20	This pin is Data/Command control pin connecting to the MCU.
CS#	21	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
RES#	22	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed.
DOF#	23	This pin is No Connection pins.
CL	24	External clock input pin.
FR	25	This pin is No Connection pins.
IREF	26	A resistor should be connected between this pin and VSS.
VDDIO	27	Power supply for interface logic level. It should be matched with the MCU interface voltage level.
VDD	28	Power supply pin for core logic operation. A capacitor is required to connect between this pin and VSS.

<sup>- 10 -</sup> REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

# **ØRITEK GROUP Ritdisplay Corporation** http://www.ritdisplay.com

Low voltage power supply. VCI 29 VCI must always be equal to or higher than VDD and VDDIO. This is segment voltage reference pin. When external VSL is VSL 30 used, connect with resistor and diode to ground. **VLSS** 31 Analog system ground pin. NC 32 No connection. VCC 33 Power supply for panel driving voltage. NC 34 No connection.

- 11 -REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

#### 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

RITEK GROUP RiTdisplay Corporation

The GDDRAM address map shows the GDDRAM in Gray Scale mode. Since in Gray Scale mode, there are 16 gray levels. Therefore four bits (one nibble) are allocated for each pixel.

For example D30480[3:0] corresponds to the pixel located in (COM127, SEG2). So the lower nibble and higher nibble of D0, D1, D2, ..., D30717, D30718, D30719 represent the 480x128 data nibbles in the GDDRAM.

GDDRAM in Gray Scale mode (RESET)											
		SEG0	SEG1	SEG2	SEG3		SEG476	SEG477	SEG478	SEG479	S C
		C	0	0	0		7	7	7	7	R C ac (F
COM0	00	D1[3:0]	D1[7:4]	D0[3:0]	D0[7:4]		D239[3:0]	D239[7:4]	D238[3:0]	D238[7:4]	
COM1	01	D241[3:0]	D241[7:4]	D240[3:0]	D240[7:4]		D479[3:0]	D479[7:4]	D478[3:0]	D478[7:4]	
						+					
COM126	7E	D30241[3:0]	D30241[7:4]	D30240[3:0]	D30240[7:4]		D30479[3:0]	D30479[7:4]	D30478[3:0]	D30478[7:4	]
COM127	7F	D30481[3:0]	D30481[7:4]	D30480[3:0]	D30480[7:4]		D30719[3:0]	D30719[7:4]	D30718[3:0]	D30718[7:4	]
Outputs	A Row Corresponding to one pixel										

- 12 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





#### 7.5 INTERFACE TIMING CHART

#### 8080-Series MCU Parallel Interface Timing Characteristics

$V_{DD}$ - $V_{SS} = 2.4$ to 2.6V, $V_{DDIO} = 1.6V$ , $V_{CI} = 3.3V$ , $T_A = 25^{\circ}C$ )							
Symbol	Parameter	Min	Тур	Max	Unit		
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns		
t <sub>AS</sub>	Address Setup Time	10	-	-	ns		
t <sub>AH</sub>	Address Hold Time	0	-	-	ns		
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns		
t <sub>DHW</sub>	Write Data Hold Time	7	-	-	ns		
t <sub>DHR</sub>	Read Data Hold Time	20	-	-	ns		
t <sub>OH</sub>	Output Disable Time	-	-	70	ns		
t <sub>ACC</sub>	Access Time	-	-	140	ns		
t <sub>PWLR</sub>	Read Low Time	150	-	-	ns		
t <sub>PWLW</sub>	Write Low Time	60	-	-	ns		
t <sub>PWHR</sub>	Read High Time	60	-	-	ns		
t <sub>PWHW</sub>	Write High Time	60	-	-	ns		
t <sub>R</sub>	Rise Time	-	-	15	ns		
t <sub>F</sub>	Fall Time	-	-	15	ns		
t <sub>cs</sub>	Chip select setup time	0	-	-	ns		
t <sub>CSH</sub>	Chip select hold time to read signal	0	-	-	ns		
t <sub>CSF</sub>	Chip select hold time	20	-	-	ns		

8080-series MCU parallel interface characteristics






# 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

#### 8.1 POWER ON / OFF SEQUENCE


#### Power ON sequence:

- 1. Power ON VCI, VDDIO.
- 2.After VCI, VDDIO become stable, set wait time at least 1ms ( $t_0$ ) for internal V<sub>DD</sub> become stable. Then set RES# pin LOW (logic low) for at least 100us (t1)<sup>(4)</sup> and then HIGH (logic high).
- 3.After set RES# pin LOW (logic low ), wait for at least 100us(t2). Then Power ON Vcc.<sup>(1)</sup>
- 4.After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(tAF).



#### Power OFF sequence:

- 1.Send command AEh for display OFF.
- 2. Power OFF V<sub>CC</sub>. (1), (2)
- 3.Wait for t<sub>OFF</sub>. Power OFF VCI,VDDIO. (where Minimum toFF=80ms<sup>(3)</sup>, Typical toFF=100ms)




Note:

- (1).Since an ESD protection circuit is connected between V<sub>CI</sub>, V<sub>DDIO</sub> and V<sub>CC</sub>, V<sub>CC</sub> becomes lower than V<sub>CI</sub> whenever V<sub>CI</sub>, V<sub>DDIO</sub> is ON and V<sub>CC</sub> is OFF as shown in the dotted line of V<sub>CC</sub> in Figure.
- (2). $V_{CC}$  should be kept float (disable) when it is OFF.
- (3).V<sub>CI</sub>, V<sub>DDIO</sub> should not be Power OFF before V<sub>CC</sub> Power OFF.
- (4). The register values are reset after t<sub>1</sub>.
- (5). Power pins ( $V_{DD}$ ,  $V_{CC}$ ) can never be pulled to ground under any circumstance.

<sup>- 14 -</sup> REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

**CD**<sup>©RITEK GROUP</sup> **RiTdisplay Corporation** 

#### **8.2 APPLICATION CIRCUIT**



#### **Recommend components:**

- C1, C2, C4: 1uF/16V(0805)
- C3, C5: 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)
- R1: 430K ohm 1%(0603)
- R2: 50 ohm 1/4W
- D1, D2: RB480K(ROHM)

This circuit is for 8080 8bits interface.

#### 8.3 COMMAND TABLE

Refer to SSD1322 IC Spec.

## 9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40 °C, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40℃ ~85℃ (-40℃ /30min; transit /3min; 85℃ /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle < 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

#### **Evaluation criteria**


- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within  $\pm$  50% of initial value.

### **10. EXTERNAL DIMENSION**



<sup>- 17 -</sup> REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

#### **11. PACKING SPECIFICATION**



- 18 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



## **12. APPENDIXES**

#### **APPENDIX 1: DEFINITIONS**

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



<sup>- 19 -</sup> REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

### **CD** <sup>ØRITEK GROUP</sup> **RiTdisplay Corporation**

#### D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




Figure 3 Viewing angle


- 20 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **APPENDIX 2: MEASUREMENT APPARATUS**

#### A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-705, MINOLTA CS-100



PR-705 / MINOLTA CS-100 Color Analyzer

#### B. CONTRAST / RESPONSE TIME / VIEW ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer



#### C. ESD ON AIR DISCHARGE MODE



- 22 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE**

# Precautions for Handling

- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Also, ground the tools being used for panel assembly and make sure the working environment is not too dry to cause ESD problems. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).




- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.



- 23 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.


## **CD** <sup>ØRITEK GROUP</sup> **RiTdisplay Corporation**


 Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).



ТАВ

⊤AB







- 24 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



 Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.



10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.




11. The working area for the panel should be kept clean. If the panel is accidentally dropped on the floor, do visual inspection of the panel first. Please use clean-room wiping cloth moistened with alcohol to wipe it off if dirt or grease stains the panel.

- 25 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

# **CD** <sup>ØRITEK GROUP</sup> **RiTdisplay Corporation**

- 12. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 14. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 15. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 16. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 17. Suggestion for soldering process:
  - i. TAB Lead- free soldering hot bar process
    - 1. Use pulse heated bonding tool equipment
    - Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
    - 3. Bonding Force:--4kg per centimeter square as the starting point.
    - Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- 26 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

## **CD** <sup>© RITEK GROUP</sup> RiTdisplay Corporation

- ii. TAB Lead- free soldering wire process In case of manual soldering (Lead- free solder wire)
  - 1. Solder wire contact iron directly: 280±5°C at 3-5secs
  - 2. Solder wire contact TAB lead directly (near iron but not contact): 380 $\pm$ 5 °C , 3-5secs
  - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

- 27 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

# **CD** RITEK GROUP RiTdisplay Corporation

# Precautions for Electrical

#### 1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

#### 2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

#### 3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 28 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

# **CD** <sup>© RITEK GROUP</sup> RiTdisplay Corporation

#### 4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



#### 5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.


#### 6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following three strategies to minimize image sticking.


<sup>- 29 -</sup> REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

## **CD** <sup>©</sup>RITEK GROUP RiTdisplay Corporation

- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays
- 3. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.



#### Scrolling example




- 30 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

# **CD**<sup>©RITEK GROUP</sup> RiTdisplay Corporation

# Precautions for Mechanical

#### 1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

# 2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



# Precautions for Storage and Reliability Test

#### 1. Storage

Store the packed cartons or packages at  $25^{\circ}C \pm 5^{\circ}C$ ,  $55\% \pm 10\%$ RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

#### 2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.

- 32 - REV.: A02 2014/03/31 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.