

# **Touch A/D OTP MCU**

# BS24B04CA/BS24C08CA

Revision: V1.10 Date: August 23, 2024

www.holtek.com



# **Table of Contents**

Features	6
CPU Features	6
Peripheral Features	6
General Description	7
Selection Table	7
Block Diagram	8
Pin Assignment	9
Pin Description	10
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics	
Operating Current Characteristics	
Standby Current Characteristics	
A.C. Characteristics	
High Speed Internal Oscillator – HIRC – Frequency Accuracy	18
Internal Low Speed Oscillator Characteristics – LIRC	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	20
Input/Output Characteristics	20
Memory Characteristics	22
LVR Electrical Characteristics	22
A/D Converter Electrical Characteristics	22
Reference Voltage Characteristics	24
I <sup>2</sup> C Electrical Characteristics	
Power-on Reset Characteristics	
System Architecture	
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	30
OTP Program Memory	30
Structure	30
Special Vectors	30
Look-up Table	31
Table Program Example	31
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
OTP ROM Parameter Program – ORPP	33

# BS24B04CA/BS24C08CA Touch A/D OTP MCU



Data Memory	36
Structure	36
General Purpose Data Memory	37
Special Purpose Data Memory	37
Special Function Register Description	40
Indirect Addressing Register – IAR0, IAR1	
Memory Pointer – MP0 , MP1	40
Bank Pointer – BP	41
Accumulator – ACC	41
Program Counter Low Byte Register – PCL	42
Look-up Table Registers – TBLP, TBHP, TBLH	42
Option Memory Mapping Register – ORMC – For BS24C08CA only	42
Status Register – STATUS	43
Oscillators	44
Oscillator Overview	44
System Clock Configurations	44
Internal High Speed RC Oscillator – HIRC	45
Internal 32kHz Oscillator – LIRC	45
Operating Modes and System Clocks	46
System Clocks	
System Operation Modes	
Control Register	48
Operating Mode Switching	49
Standby Current Considerations	52
Wake-up	53
Watchdog Timer	54
Watchdog Timer Clock Source	54
Watchdog Timer Control Register	54
Watchdog Timer Operation	54
Reset and Initialisation	55
Reset Functions	55
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
I/O Port Source Current Selection	
I/O Port Sink Current Selection	67
Pin-shared Functions	
I/O Pin Structure	
READ PORT Function	76
Programming Considerations	77

3



Timer Modules – TM	78
Introduction	78
TM Operation	78
TM Clock Source	78
TM Interrupts	79
TM External Pins	79
Programming Considerations	80
Compact Type TM - CTM	81
Compact Type TM Operation	81
Compact Type TM Register Description	81
Compact Type TM Operation Modes	86
Periodic Type TM – PTM	92
Periodic Type TM Operation	92
Periodic Type TM Register Description	
Periodic Type TM Operation Modes	97
Touch Key Function	106
Touch Key Structure	106
Touch Key Register Definition	106
Touch Key Operation	112
Touch Key Interrupt	113
Programming Considerations	113
Analog to Digital Converter	114
A/D Converter Overview	114
A/D Converter Register Description	114
A/D Converter Reference Voltage	118
A/D Converter Input Signals	118
A/D Conversion Operation	119
Conversion Rate and Timing Diagram	120
Summary of A/D Conversion Steps	121
Programming Considerations	122
A/D Transfer Function	122
A/D Programming Examples	
I <sup>2</sup> C Interface – For BS24B04CA only	125
I <sup>2</sup> C Interface Operation	125
I <sup>2</sup> C Registers	126
I <sup>2</sup> C Bus Communication	129
I <sup>2</sup> C Bus Start Signal	
I <sup>2</sup> C Slave Address	
I <sup>2</sup> C Bus Read/Write Signal	
I <sup>2</sup> C Bus Slave Address Acknowledge Signal	
I <sup>2</sup> C Bus Data and Acknowledge Signal	
I <sup>2</sup> C Time-out Control	

# BS24B04CA/BS24C08CA Touch A/D OTP MCU



Serial Interface Module - SIM - For BS24C08CA only	134
SPI Interface	134
I <sup>2</sup> C Interface	141
Cyclic Redundancy Check - CRC	151
CRC Registers	
CRC Operation	152
Interrupts	154
Interrupt Registers	155
Interrupt Operation	161
External Interrupt	162
A/D Converter Interrupt	162
Touch Key Interrupt	163
I <sup>2</sup> C Interrupt	163
Multi-function Interrupts	163
Serial Interface Module Interrupt	163
Time Base Interrupt	164
TM Interrupts	165
Interrupt Wake-up Function	
Programming Considerations	
Configuration Options	167
Application Circuits	168
BS24B04CA	168
BS24C08CA	168
Instruction Set	169
Introduction	169
Instruction Timing	169
Moving and Transferring Data	169
Arithmetic Operations	169
Logical and Rotate Operation	170
Branches and Control Transfer	170
Bit Operations	170
Table Read Operations	
Other Operations	170
Instruction Set Summary	171
Table Conventions	171
Instruction Definition	173
Package Information	183
8-pin SOP (150mil) Outline Dimensions	
16-pin NSOP (150mil) Outline Dimensions	
20-pin SOP (300mil) Outline Dimensions	
24-pin SOP (300mil) Outline Dimensions	187
24-pin SSOP (150mil) Outline Dimensions	188



## **Features**

#### **CPU Features**

- Operating voltage
  - f<sub>SYS</sub>=8MHz: 2.0V~5.5V
  - f<sub>SYS</sub>=12MHz: 2.7V~5.5V
  - $f_{SYS}=16MHz: 3.3V\sim5.5V$
- Up to  $0.25\mu s$  instruction cycle with 16MHz system clock at  $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillator types
  - Internal High Speed 8/12/16MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in one or two instruction cycles
- · Table read instructions
- 61 powerful instructions
- 6-level subroutine nesting
- · Bit manipulation instruction

# **Peripheral Features**

- OTP Program Memory: (2K-16)×16~4K×16
- Data Memory: 256×8~384×8
- OTP ROM Parameter Program ORPP
- · Watchdog Timer function
- Up to 22 bidirectional I/O lines
- Up to 2 external interrupt lines shared with I/O pins
- Programmable I/O port source current for LED applications
- Multiple Timer Modules for time measurement, input capture, compare match output, PWM output or single pulse output function
- I<sup>2</sup>C Interface (for BS24B04CA only)
- Serial Interface Module SIM for SPI or I<sup>2</sup>C communication (for BS24C08CA only)
- Up to 8 touch key function
- Dual Time-Base functions for generation of fixed time interrupt signals
- 8 external channel 12-bit resolution A/D converter with internal reference voltage  $V_{\text{VR}}$
- Integrated 16-bit Cyclic Redundancy Check function CRC
- Low voltage reset function
- Package types: 8-pin SOP, 16-pin NSOP, 20-pin SOP, 24-pin SOP/SSOP

Rev. 1.10 6 August 23, 2024



# **General Description**

The devices are OTP type 8-bit high performance RISC architecture microcontrollers, designed for Touch Key product applications.

For memory features, the devices are supplied with One-Time Programmable, OTP memory. Other memory includes an area of RAM Data Memory.

Analog features include a multi-channel 12-bit A/D Converter. Multiple Timer Modules for time measurement, input capture, compare match output or PWM output or single pulse output function. Communication with the outside world is catered for by including fully integrated I<sup>2</sup>C and SPI interface functions, two popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal high and low speed oscillators are provided and the two fully integrated system oscillators require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption. The inclusion of flexible I/O programming features, Time-Base functions, a CRC and Sink Current Generator along with many other features ensure that these devices will find excellent use.

The devices include 4~8 touch keys which can detect human body contact using external touch pads. The high level of device integration enable applications to be implemented with a minimum number of external components.

Special internal circuitry is also employed to ensure excellent power noise rejection to reduce the possibility of false detections, increasing the touch switch application reliability under adverse environmental conditions. With auto-calibration, low standby current, excellent resistance to voltage fluctuation and other features, this range of touch key devices provide a simple and effective means of implementing touch key operation in a wide variety of applications.

#### Selection Table

Most features are common to these devices, the main features distinguishing of them are Memory capacity, I/O count, Touch key count, Timer count, interface and package types, etc. The following table summarises the main features of each device.


Part No.	V <sub>DD</sub>	ROM	RAM	I/O	A/D Converter	Touch Key		Timer Module	I <sup>2</sup> C	SIM	ORPP	Stack	CRC	Package
BS24B04CA	2.0V~ 5.5V	(2K-16) ×16	256×8	14	12-bit×8	4	2	10-bit CTM×4	<b>√</b>	×	<b>V</b>	6	√	8SOP 16NSOP
BS24C08CA	2.0V~ 5.5V	4K×16	384×8	22	12-bit×8	8	2	10-bit PTM×1 10-bit CTM×3	×	√	1	6	√	16NSOP 20SOP 24SOP 24SSOP

Rev. 1.10 7 August 23, 2024




# **Block Diagram**

### BS24B04CA



### BS24C08CA



Rev. 1.10 8 August 23, 2024



# **Pin Assignment**

	_			
PA5/CTP0B/CTCK0/KEY1/AN0	1	8		VDD/AVDD
PA1/CTP1B/CTCK1/KEY2/AN1	12	7		VSS/AVSS
PA3/CTP2B/CTCK2/KEY3/AN2 □	3	6		PA2/CTP3/CTCK3/SDA/AN7/ICPCK
PA4/CTP3B/CTCK3/KEY4/AN3&	4	5		PA7/VPP/RES/CTP0/CTCK0/CTP0B/INT0/SCL
PA0/CTP2/CTCK2/INT0/SCL/AN6/ICPDA	_	S24B04CA		
	_	8 SOP-A		
PB5/CTP1/CTCK0/INT0/AN4/SCL □	<u> </u>	1 16	_	PB4/CTP2/CTP3B/CTCK2/INT0/SDA
PA5/CTP0B/CTCK0/KEY1/AN0	] ;	·[	_	VDD/AVDD
PA1/CTP1B/CTCK1/KEY2/AN1		il	_	VSS/AVSS
PA3/CTP2B/CTCK2/KEY3/AN2	1 2	ا ۱۰		PA2/CTP3/CTCK3/SDA/AN7/ICPCK/OCDSCK
PA4/CTP3B/CTCK3/KEY4/AN3	] ;	'		PA0/CTP2/CTCK2/INT0/SCL/AN6/ICPDA/OCDSDA
PB0/CTP3/CTP3B/CTCK3/VREF	$\exists \ \exists$	Í [		PA6/CTP1/CTCK1/INT0/AN5/VREFI
PB1/CTP2/CTP2B/CTCK2/SDA	] ;			PA7/VPP/RES/CTP0/CTCK0/CTP0B/INT0/SCL
PB2/CTP0/CTP1B/CTCK1/SCL □	j (	_ [		PB3/CTP3/CTP2B/CTCK3/SDA
	Ш			
BS24E		CA/BS24B\ 6 NSOP-A	V0	4CA
	_	7	ı	
PB0/KEY1	1	<u> </u>		PA0/INT1/SDI/SDA/CTP1/ICPDA/OCDSDA
PB1/KEY2 □	2	15		PA1/PTP/SDO/CTP0
PB2/KEY3	3	14		PA2/SCK/SCL/CTP2/ICPCK/OCDSCK
PB3/KEY4 □	4	. 13		PA3/PTCK/SCS/CTP1/CTP0B
PB4/KEY5 □	5	12		PA4/PTPI/SDI/SDA/INT0/CTP2/CTP1B
PB5/KEY6 □	6	11		PA7/PTPB/SCK/SCL/CTP2B/VPP/RES
VSS/AVSS [	7	' 10		PD1/AN1/VREFI/CTP1/INT0
VDD/AVDD [	3	9		PD0/AN0/VREF/CTP0
BS240		CA/BS24C	V0	8CA
	_	16 NSOP		
PB0/KEY1 □	1	20		PA0/INT1/SDI/SDA/CTP1/ICPDA/OCDSDA
PB1/KEY2 □	2	19		PA1/PTP/SDO/CTP0
PB2/KEY3 □	3	18		PA2/SCK/SCL/CTP2/ICPCK/OCDSCK
PB3/KEY4 □	4	17		PA3/PTCK/SCS/CTP1/CTP0B
PB4/KEY5 □	5	16		PA4/PTPI/SDI/SDA/INT0/CTP2/CTP1B
PB5/KEY6 □	6	15		PA7/PTPB/SCK/SCL/CTP2B/VPP/RES
PB6/KEY7 □	7	14		PD7/AN7/CTCK0/CTP0/CTP2/INT0
PB7/KEY8 □	8	13		PD6/AN6/CTCK1/PTPB/CTP1
VSS/AVSS □	9	12		PD1/AN1/VREFI/CTP1/INT0
VDD/AVDD □	1	0 11		PD0/AN0/VREF/CTP0
BS240	 008	CA/BS24C	V0	8CA
	:	20 SOP-A		
PB0/KEY1 □	1	24	Н	PA0/INT1/SDI/SDA/CTP1/ICPDA/OCDSDA
PB1/KEY2 □			5	PA1/PTP/SDO/CTP0
PB2/KEY3	3	22		PA2/SCK/SCL/CTP2/ICPCK/OCDSCK
PB3/KEY4 □	4	21		PA3/PTCK/SCS/CTP1/CTP0B
PB4/KEY5 □	5	20		PA4/PTPI/SDI/SDA/INT0/CTP2/CTP1B
PB5/KEY6 □		- 1		PA7/PTPB/SCK/SCL/CTP2B/VPP/RES
PB6/KEY7 □				PD7/AN7/CTCK0/CTP0/CTP2/INT0
PB7/KEY8 □	8	17		PD6/AN6/CTCK1/PTPB/CTP1
VSS/AVSS [	9	16		PD5/AN5/CTCK2/PTP/CTP0/INT0
VDD/AVDD □	1	0 15		PD4/AN4/CTP0/CTP2B
PD0/AN0/VREF/CTP0 □	1	1 14		PD3/AN3/CTP1/CTP0B
PD1/AN1/VREFI/CTP1/INT0	1:	2 13		PD2/AN2/CTP2/CTP1B
	_			

BS24C08CA/BS24CV08CA 24 SOP-A/SSOP-A



- Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.
  - 2. The OCDSDA and OCDSCK pins are supplied as the OCDS dedicated pins and as such only available for the BS24BV04CA/BS24CV08CA device (Flash type) which is the OCDS EV chip for the BS24B04CA/BS24C08CA device (OTP type).
  - 3. The VPP pin is the High Voltage input OTP programming and only available for the BS24B04CA/BS24C08CA device.
  - 4. For the less pin count package types there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.
  - 5. For the BS24B04CA 8-pin SOP-A, on Pin 4 there are two sets of pin functions, the PA4/CTP3B/CTCK3/ KEY4/AN3 and PA0/CTP2/CTCK2/INT0/SCL/AN6/ICPDA, however they cannot be used simultaneously. If the PA4/CTP3B/CTCK3/KEY4/AN3 function set is used, the PA0 should be configured as an input with pull-high function disabled. If the PA0/CTP2/CTCK2/INT0/SCL/AN6/ICPDA function set is used, the PA4 should be configured as an input with pull-high function disabled.

# **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

#### BS24B04CA

Pin Name	Function	OPT	I/T	O/T	Description
Fili Name	Tunction		1/ 1	0/1	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	CTP2	PAS0	_	CMOS	CTM2 output
PA0/CTP2/CTCK2/ INT0/SCL/AN6/ICPDA	CTCK2	PAS0 IFS0	ST	_	CTM2 clock input
	INT0	PAS0 INTEG INTC0 IFS1	ST	CMOS	External interrupt input 0
	SCL	PAS0 IFS1	ST	NMOS	I <sup>2</sup> C clock line
	AN6	PAS0	AN	_	A/D Converter analog input channel 6
	ICPDA	_	ST	CMOS	ICP data/address pin
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/CTP1B/CTCK1	CTP1B	PAS0	_	CMOS	CTM1 inverted output
/KEY2/AN1	CTCK1	PAS0 IFS0	ST	_	CTM1 clock input
	KEY2	PAS0	AN	_	Touch key input 2
	AN1	PAS0	AN	_	A/D Converter analog input channel 1

Rev. 1.10 10 August 23, 2024



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	CTP3	PAS0	_	CMOS	CTM3 output
PA2/CTP3/CTCK3/ SDA/AN7/ICPCK	СТСК3	PAS0 IFS0	ST	_	CTM3 clock input
	SDA	PAS0 IFS1	ST	NMOS	I <sup>2</sup> C data line
	AN7	PAS0	AN	_	A/D Converter analog input channel 7
	ICPCK	_	ST	_	ICP clock
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/CTP2B/CTCK2/	CTP2B	PAS0	_	CMOS	CTM2 inverted output
KEY3/AN2	СТСК2	PAS0 IFS0	ST	_	CTM2 clock input
	KEY3	PAS0	AN	_	Touch key input 3
	AN2	PAS0	AN	_	A/D Converter analog input channel 2
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA4/CTP3B/CTCK3/	CTP3B	PAS1	_	CMOS	CTM3 inverted output
KEY4/AN3	СТСКЗ	PAS1 IFS0	ST	_	CTM3 clock input
	KEY4	PAS1	AN	_	Touch key input 4
	AN3	PAS1	AN	_	A/D Converter analog input channel 3
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA5/CTP0B/CTCK0/	CTP0B	PAS1	_	CMOS	CTM0 inverted output
KEY1/AN0	СТСК0	PAS1 IFS0	ST	_	CTM0 clock input
	KEY1	PAS1	AN	_	Touch key input 1
	AN0	PAS1	AN	_	A/D Converter analog input channel 0
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	CTP1	PAS1		CMOS	CTM1 output
PA6/CTP1/CTCK1/	CTCK1	PAS1 IFS0	ST	_	CTM1 clock input
INT0/AN5/VREFI	INT0	PAS1 INTEG INTC0 IFS1	ST	_	External interrupt input 0
	AN5	PAS1	AN	_	A/D Converter analog input channel 5
	VREFI	PAS1	AN	_	A/D Converter reference voltage input pin



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	VPP	PAS1	PWR	_	High Voltage input for OTP programming, not available for EV chip
	RES	СО	ST	_	External reset input
DAZA/DD/DEC/CTDO/	CTP0	PAS1	_	CMOS	CTM0 output
PA7/VPP/RES/CTP0/ CTCK0/CTP0B/INT0/ SCL	CTCK0	PAS1 IFS0	ST	_	CTM0 clock input
	CTP0B	PAS1	_	CMOS	CTM0 inverted output
	INT0	PAS1 INTEG INTC0 IFS1	ST	_	External interrupt input 0
	SCL	PAS1 IFS1	ST	NMOS	I <sup>2</sup> C clock line
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
DD0/OTD0/OTD0D/	CTP3	PBS0	_	CMOS	CTM3 output
PB0/CTP3/CTP3B/ CTCK3/VREF	CTP3B	PBS0	_	CMOS	CTM3 inverted output
CTORS/VINE	СТСКЗ	PBS0 IFS0	ST	_	CTM3 clock input
	VREF	PBS0	AN	_	A/D Converter reference voltage input
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP2	PBS0	_	CMOS	CTM2 output
PB1/CTP2/CTP2B/	CTP2B	PBS0	_	CMOS	CTM2 inverted output
CTCK2/SDA	CTCK2	PBS0 IFS0	ST	_	CTM2 clock input
	SDA	PBS0 IFS1	ST	NMOS	I <sup>2</sup> C data line
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PBS0	_	CMOS	CTM0 output
PB2/CTP0/CTP1B/	CTP1B	PBS0	_	CMOS	CTM1 inverted output
CTCK1/SCL	CTCK1	PBS0 IFS0	ST	_	CTM1 clock input
	SCL	PBS0 IFS1	ST	NMOS	I <sup>2</sup> C clock line
	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP3	PBS0	_	CMOS	CTM3 output
PB3/CTP3/CTP2B/	CTP2B	PBS0	_	CMOS	CTM2 inverted output
CTCK3/SDA	СТСК3	PBS0 IFS0	ST	_	CTM3 clock input
	SDA	PBS0 IFS1	ST	NMOS	I <sup>2</sup> C data line

Rev. 1.10 12 August 23, 2024



Pin Name	Function	ОРТ	I/T	O/T	Description
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP2	PBS1	_	CMOS	CTM2 output
	CTP3B	PBS1	_	CMOS	CTM3 inverted output
PB4/CTP2/CTP3B/	CTCK2	PBS1 IFS0	ST	_	CTM2 clock input
CTCK2/INT0/SDA	INT0	PBS1 INTEG INTC0 IFS1	ST	_	External interrupt input 0
	SDA	PBS1 IFS1	ST	NMOS	I <sup>2</sup> C data line
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP1	PBS1	_	CMOS	CTM1 output
	СТСК0	PBS1 IFS0	ST	_	CTM0 clock input
PB5/CTP1/CTCK0/ INT0/AN4/SCL	INT0	INTEG INTC0 IFS1 PBS1	ST	_	External interrupt input 0
	AN4	PBS1	AN	_	A/D Converter analog input channel 4
	SCL	PBS1 IFS1	ST	NMOS	I <sup>2</sup> C clock line
VDD/AVDD	VDD	_	PWR	_	Digital positive power supply
VUUIAVUU	AVDD	_	PWR	_	Analog positive power supply
VSS/AVSS	VSS	_	PWR	_	Digital negative power supply, ground
V00/AV00	AVSS	_	PWR	_	Analog negative power supply, ground
For 16 NSOP-A packag	e type only	/			
OCDSDA	OCDSDA	_	ST	CMOS	OCDS address/data pin, for EV chip only
OCDSCK	OCDSCK	_	ST	<u> </u>	OCDS clock pin, for EV chip only

Legend: Legend: I/T: Input type; O/T: Output type;

OPT: Optional by configuration option (CO) or register selection;

PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal; CO: Configuration option.

# BS24C08CA

Pin Name	Function	OPT	I/T	O/T	Description
PA0/INT1/SDI/SDA/CTP1/ ICPDA/OCDSDA	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	INT1	PAS0 INCT2 INTEG	ST	_	External interrupt input 1
	SDI	PAS0 IFS0	ST	CMOS	SIM SPI serial data input
	SDA	PAS0 IFS0	ST	NMOS	SIM I <sup>2</sup> C data line
	CTP1	PAS0	ST	_	CTM1 output
	ICPDA	_	ST	CMOS	ICP address/data pin
	OCDSDA	_	ST	CMOS	OCDS address/data pin, for EV chip only

Rev. 1.10 13 August 23, 2024



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/PTP/SDO/CTP0	PTP	PAS0	_	CMOS	PTM output
	SDO	PAS0	_	CMOS	SIM SPI serial data output
	CTP0	PAS0	_	CMOS	CTM0 output
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA2/SCK/SCL/CTP2/	SCK	PAS0 IFS0	ST	CMOS	SIM SPI serial clock
ICPCK/OCDSCK	SCL	PAS0 IFS0	ST	NMOS	SIM I <sup>2</sup> C clock line
	CTP2	PAS0	_	CMOS	CTM2 output
	ICPCK	_	ST	_	ICP clock
	OCDSCK	_	ST		OCDS clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/PTCK/SCS/CTP1/	PTCK	PAS0	ST	_	PTM clock input
CTP0B	SCS	PAS0	ST	CMOS	SIM SPI slave select pin
	CTP1	PAS0	_	CMOS	CTM1 output
	CTP0B	PAS0	_	CMOS	CTM0 inverted output
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	PTPI	PAS1	ST	_	PTM capture input
	SDI	PAS1 IFS0	ST	CMOS	SIM SPI serial data input
PA4/PTPI/SDI/SDA/INT0/ CTP2/CTP1B	SDA	PAS1 IFS0	ST	NMOS	SIM I <sup>2</sup> C data line
	INT0	INCT0 INTEG PAS1 IFS0	ST	_	External interrupt input 0
	CTP2	PAS1	_	CMOS	CTM2 output
	CTP1B	PAS1	_	CMOS	CTM1 inverted output
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	PTPB	PAS1	_	CMOS	PTM inverting output
PA7/PTPB/SCK/SCL/	SCK	PAS1 IFS0	ST	CMOS	SIM SPI serial clock
CTP2B/VPP/RES	SCL	PAS1 IFS0	ST	NMOS	SIM I <sup>2</sup> C clock line
	CTP2B	PAS1	_	CMOS	CTM2 inverted output
	VPP	PAS1	PWR	_	High Voltage input for OTP programming, not available for EV chip
	RES	CO	ST	_	External reset input
PB0/KEY1	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY1	PBS0	AN	_	Touch KEY1 input



Pin Name	Function	ОРТ	I/T	O/T	Description
PB1/KEY2	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
1 5 1/1(212	KEY2	PBS0	AN	_	Touch KEY2 input
PB2/KEY3	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY3	PBS0	AN	_	Touch KEY3 input
PB3/KEY4	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY4	PBS0	AN	_	Touch KEY4 input
PB4/KEY5	PB4	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY5	PBS0	AN	_	Touch KEY5 input
PB5/KEY6	PB5	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY6	PBS0	AN	_	Touch KEY6 input
PB6/KEY7	PB6	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY7	PBS0	AN	_	Touch KEY7 input
PB7/KEY8	PB7	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY8	PBS0	AN	_	Touch KEY8 input
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD0/AN0/VREF/CTP0	AN0	PDS0	AN	_	A/D Converter analog input channel 0
	VREF	PDS0	AN	_	A/D Converter reference voltage input
	CTP0	PDS0	_	CMOS	CTM0 output
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	AN1	PDS0	AN	_	A/D Converter analog input channel 1
PD1/AN1/VREFI/CTP1/	VREFI	PDS0	AN	_	A/D Converter reference voltage input
INT0	CTP1	PDS0	_	CMOS	CTM1 output
	INT0	INTEG INTC0 IFS0 PDS0	ST	_	External interrupt input 0
	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD2/AN2/CTP2/CTP1B	AN2	PDS0	AN	_	A/D Converter analog input channel 2
	CTP2	PDS0	_	CMOS	CTM2 output
	CTP1B	PDS0	_	CMOS	CTM1 inverted output
	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD3/AN3/CTP1/CTP0B	AN3	PDS0	AN	_	A/D Converter analog input channel 3
	CTP1	PDS0	_	CMOS	CTM1 output
	CTP0B	PDS0	_	CMOS	CTM0 inverted output
	PD4	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PD4/AN4/CTP0/CTP2B	AN4	PDS1	AN	_	A/D Converter analog input channel 4
	CTP0	PDS1	_	CMOS	CTM0 output
	CTP2B	PDS1	_	CMOS	CTM2 inverted output



Pin Name	Function	OPT	I/T	O/T	Description
	PD5	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	AN5	PDS1	AN	_	A/D Converter analog input channel 5
	CTCK2	PDS1	ST	_	CTM2 clock input
PD5/AN5/CTCK2/PTP/	PTP	PDS1	_	CMOS	PTM output
CTP0/INT0	CTP0	PDS1	_	CMOS	CTM0 output
	INT0	INTEG INTC0 IFS0 PDS1	ST	_	External interrupt input 0
	PD6	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PD6/AN6/CTCK1/PTPB/	AN6	PDS1	AN	_	A/D Converter analog input channel 6
CTP1	CTCK1	PDS1	ST	_	CTM1 clock input
	PTPB	PDS1	_	CMOS	PTM inverted output
	CTP1	PDS1	_	CMOS	CTM1 output
	PD7	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	AN7	PDS1	AN	_	A/D Converter analog input channel 7
	CTCK0	PDS1	ST	_	CTM0 clock input
PD7/AN7/CTCK0/CTP0/	CTP0	PDS1	_	CMOS	CTP0 output
CTP2/INT0	CTP2	PDS1	_	CMOS	CTP2 output
	INT0	INTEG INTC0 IFS0 PDS1	ST	_	External interrupt input 0
VDD/AVDD	VDD	_	PWR	_	Digital positive power supply
VDDIAVDD	AVDD	_	PWR	_	Analog positive power supply
VSS/AVSS	VSS	_	PWR	_	Digital negative power supply, ground
V 3 3 / A V 3 3	AVSS	_	PWR	_	Analog negative power supply, ground

Legend: Legend: I/T: Input type; O/T: Output type;

OPT: Optional by configuration option (CO) or register selection;

PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal; CO: Configuration option.

Rev. 1.10 16 August 23, 2024



# **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> -0.3V to 6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	-80mA
I <sub>OL</sub> Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the devices. Functional operation of the devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Operating Voltage -		f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	2.0	_	5.5	
	Operating Voltage – HIRC	f <sub>SY</sub> =f <sub>HIRC</sub> =12MHz	2.7	_	5.5	V
V <sub>DD</sub>		f <sub>SYS</sub> =f <sub>HIRC</sub> =16MHz	3.3	_	5.5	
	Operating Voltage – LIRC	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	2.0	_	5.5	V

### **Operating Current Characteristics**

Ta=-40°C~85°C

Cumbal	Operating Made		Test Conditions	Min.	Trees	Max.	Unit
Symbol	Operating Mode	<b>V</b> <sub>DD</sub>	Conditions	wiin.	Тур.	wax.	Oilit
		2V		_	30	50	
	SLOW Mode – LIRC	3V	f <sub>SYS</sub> =32kHz	_	40	60	μΑ
		5V		_	60	80	
		2V	f <sub>sys</sub> =8MHz	_	0.6	1.0	mA
		3V		_	0.8	1.2	mA
I <sub>DD</sub>		5V		_	1.6	2.4	mA
	FAST Mode – HIRC	2.7V		_	1.0	1.4	mA
	PAST Mode - HIRC	3V	f <sub>SYS</sub> =12MHz	_	1.2	1.8	mA
		5V		_	2.4	3.6	mA
		3.3V	£ _400411_	_	1.5	3.0	mA
		5V	f <sub>SYS</sub> =16MHz	_	2.5	5.0	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.10 17 August 23, 2024



# **Standby Current Characteristics**

Ta=25°C, unless otherwise specified

Cumbal	Ctandley Made		Test Conditions	Min.	Tress	May	Max.	Unit
Symbol	Standby Mode	<b>V</b> <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	@85°C	Unit
		2V		_	0.45	0.80	7.00	
		3V	WDT off	_	0.45	0.90	8.00	μΑ
	SLEEP Mode	5V		_	0.5	2.0	10.0	
	SLEEP Wode	2V		_	1.5	3.0	5.5	
		3V	WDT on	_	1.8	3.6	6.5	μА
		5V		_	3	5	10	
	IDLE0 Mode – LIRC	2V		_	2.4	4.0	8.0	μА
		3V	f <sub>SUB</sub> on	_	3	5	9	
I <sub>STB</sub>		5V		_	5	10	15	
		2V		_	288	400	480	μΑ
		3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	360	500	600	μΑ
		5V		_	600	800	960	μΑ
	IDLE1 Mode – HIRC	2.7V		_	432	600	720	μΑ
	IDLE I Mode – HIRC	3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =12MHz	_	540	750	900	μΑ
		5V		_	800	1200	1440	μA
		3.3V	for an form-16MHz	_	0.8	1.2	1.44	mA
		5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =16MHz	_	1.4	2.0	2.4	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

# A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature, etc., can all exert an influence on the measured values.

# High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Symbol	Parameter	To	est Conditions	Min.	Тур.	Max.	Unit
Symbol	Farameter	<b>V</b> <sub>DD</sub>	Temp.	IVIIII.	Typ.	Wax.	Onit
			25°C	-1%	8	+1%	
	3V/5V	-20°C~60°C	-1.5%	8	+1.1%		
			-40°C~85°C	-3.5%	8	+3.5%	MHz
		2.0V~5.5V	25°C	-5%	8	+5%	
f <sub>HIRC</sub>	8 MHz Writer Trimmed HIRC Frequency		-20°C~60°C	-8.5%	8	+8%	
	requestoy		-40°C~85°C	-10%	8	+10%	
			25°C	-3%	8	+3%	
		2.2V~5.5V	-20°C~60°C	-2.8%	8	+2.8%	
			-40°C~85°C	-4.5%	8	+4.5%	

Rev. 1.10 18 August 23, 2024



Symbol	Parameter	To	est Conditions	Min.	Тур.	Max.	Unit
Symbol	Farameter	<b>V</b> <sub>DD</sub>	Temp.	IVIIII.	iyp.	IVIAX.	Oilit
		3V/5V	25°C	-1%	12	+1%	
			-20°C~60°C	-1.5%	12	+1.1%	
	12 MHz Writer Trimmed HIRC		-40°C~85°C	-3.5%	12	+3.5%	NAL I-
	Frequency	2.7V~5.5V	25°C	-3%	12	+3%	MHz
			-20°C~60°C	-2.8%	12	+2.8%	
			-40°C~85°C	-4.5%	12	+4.5%	
f <sub>HIRC</sub>		5V	25°C	-1%	16	+1%	- MHz
			-20°C~60°C	-1.5%	16	+1.1%	
	16 MHz Writer Trimmed HIRC		-40°C~85°C	-3.5%	16	+3.5%	
	Frequency		25°C	-3%	16	+3%	
		3.3V~5.5V	-20°C~60°C	-2.8%	16	+2.8%	
			-40°C~85°C	-4.5%	16	+4.5%	


- Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.
  - 2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.0V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
  - 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within  $\pm 20\%$ .

### Internal Low Speed Oscillator Characteristics - LIRC

Symbol	Downwater	Т	Min.	Тур.	Max.	Unit	
	Parameter	<b>V</b> <sub>DD</sub>	Temp.	wiin.	Typ.	IVIAX.	Unit
f	f LIDC Francisco	2.0V~5.5V	25°C	-20%	32	+20%	kHz
T <sub>LIRC</sub> LIRC Freque	LIRC Frequency		-40°C~85°C	-50%	32	+60%	
t <sub>START</sub>	LIRC Start Up Time	_	-40°C~85°C	_	_	500	μs

## **Operating Frequency Characteristic Curves**





Rev. 1.10 19 August 23, 2024



# **System Start Up Time Characteristics**

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	wiin.	Typ.	wax.	Unit
	System Start-up Time Wake-up from condition where f <sub>SYS</sub> is off	_	$f_{SYS}=f_H\sim f_H/64$ , $f_H=f_{HIRC}$	_	16	_	t <sub>HIRC</sub>
		_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>LIRC</sub>
tsst	System Start-up Time		f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	2	_	tн
	Wake-up from condition where f <sub>SYS</sub> is on.	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>SUB</sub>
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	_	$f_{\text{HIRC}}$ switches from off $\rightarrow$ on	_	16	_	t <sub>HIRC</sub>
t <sub>RSTD</sub>	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	_	RR <sub>POR</sub> =5V/ms	5	16	80	ms
	System Reset Delay Time Reset source from WDT overflow or Reset pin reset	_	_	5	16	80	ms

- Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.
  - 2. The time units, shown by the symbols,  $t_{HIRC}$ , etc., are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC} = 1/f_{HIRC}$ ,  $t_{LIRC} = 1/f_{LIRC}$ , etc.
  - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
  - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

# Input/Output Characteristics

Ta=-40°C~85°C, unless otherwise specify

Cumbal	Davamatar		Test Conditions	Min	Tun	May	I I m i f
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	v
	(Except RES)	_	_	0	_	$0.2V_{DD}$	
VIL	Input Low Voltage for RES Pin	_	V <sub>DD</sub> ≥2.7	0	_	0.4 V <sub>DD</sub>	V
		_	2.0≤V <sub>DD</sub> <2.7	0	_	$0.3V_{DD}$	V
V <sub>IH</sub>	Input High Voltage for I/O Ports	5V	_	3.5	_	5.0	V
	(Except RES)	_	_	$0.8V_{DD}$	_	$V_{DD}$	
	Input High Voltage for RES Pin	_	_	$0.9V_{\text{DD}}$	_	$V_{DD}$	V
	Sink Current for I/O Pins (Except BS24B04CA PB0~PB5	3V	Voi =0.1Vpp	16	32	_	mA
	except BS24C08CA PD7~PD0)	5V	VOL-0.1 V DD	32	65	_	111/4
IoL		3V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNSn=0	16	32	_	
IOL	I/O Port Sink Current	30	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNSn=1	25	50	_	mA
	(For BS24B04CA PB0~PB5 only, for BS24C08CA PD7~PD0 only)	5V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNSn=0	32	65	_	
	,		V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNSn=1	50	100	_	

Rev. 1.10 20 August 23, 2024



0	B		Test Conditions	B.41 .	_	May	11.20
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
	O O	3V	V 0.0V	-4	-8	_	^
	Source Current for PA7 only	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-8	-16	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=00B (n=0 or 1, m=0 or 2 or 4 or 6)	-0.7	-1.5	_	
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=00B (n=0 or 1, m=0 or 2 or 4 or 6)	-1.5	-2.9	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=01B (n=0 or 1, m=0 or 2 or 4 or 6)	-1.3	-2.5	_	
Іон	Source Current for I/O Pins (except PA7)	5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=01B (n=0 or 1, m=0 or 2 or 4 or 6)	-2.5	-5.1	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=10B (n=0 or 1, m=0 or 2 or 4 or 6)	-1.8	-3.6	_	IIIA
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=10B (n=0 or 1, m=0 or 2 or 4 or 6)	-3.6	-7.3	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=11B (n=0 or 1, m=0 or 2 or 4 or 6)	-4	-8	_	
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1:m]=11B (n=0 or 1, m=0 or 2 or 4 or 6)	-8	-16	_	
Б	Dull binb Decistors of the UC Deuts (1)	3V		20	60	100	kΩ
R <sub>PH</sub>	Pull-high Resistance for I/O Ports <sup>(1)</sup>	5V	_	10	30	50	K12
I <sub>LEAK</sub>	Input Leakage Current	5V	V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub>	_	_	±1	μA
t <sub>TCK</sub>	CTM/PTM Clock Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t <sub>TPI</sub>	PTM Capture Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
f <sub>TMCLK</sub>	PTM Maximum Timer Clock Source Frequency	5V	_	_	_	1	f <sub>SYS</sub>
t <sub>CPW</sub>	PTM Minimum Capture Pulse Width	_	_		t <sub>CPW</sub> <sup>(2)</sup>	_	t <sub>TMCLK</sub>
t <sub>INT</sub>	External Interrupt Minimum Pulse Width	_	_	10	_	_	μs
t <sub>RES</sub>	External Reset Minimum Low Pulse Width	_	_	0.3	_	_	μs

Note: 1. The R<sub>PH</sub> internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the RPH value.

2. If PTCAPTS=0, then  $t_{CPW}\!\!=\!\!max(2\!\times\!t_{TMCLK},\,t_{TPI})$ 

If PTCAPTS=1, then  $t_{CPW}=max(2 \times t_{TMCLK}, t_{TCK})$ 

Ex1: If PTCAPTS=0,  $f_{TMCLK}$ =16MHz,  $t_{TPI}$ =0.3 $\mu$ s, then  $t_{CPW}$ =max(0.125 $\mu$ s, 0.3 $\mu$ s)=0.3 $\mu$ s

Ex2: If PTCAPTS=1,  $f_{TMCLK}$ =16MHz,  $t_{TCK}$ =0.3 $\mu$ s, then  $t_{CPW}$ =max(0.125 $\mu$ s, 0.3 $\mu$ s)=0.3 $\mu$ s

Ex3: If PTCAPTS=0,  $f_{TMCLK}$ =8MHz,  $t_{TPI}$ =0.3 $\mu$ s, then  $t_{CPW}$ =max(0.25 $\mu$ s, 0.3 $\mu$ s)=0.3 $\mu$ s

Ex4: If PTCAPTS=0,  $f_{TMCLK}$ =4MHz,  $t_{TPI}$ =0.3 $\mu$ s, then  $t_{CPW}$ =max(0.5 $\mu$ s, 0.3 $\mu$ s)=0.5 $\mu$ s



# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specify

Complete and	Parameter		Test Conditions	Min.	T	Marri	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	Unit
OTP Prog	gram Memory						
.,	V <sub>DD</sub> for Read – ORPP Memory	_	_	2.0	5.0	5.5	V
$V_{DD}$	V <sub>DD</sub> for Write – ORPP Memory	_	_	4.5	5.0	5.5	V
V <sub>PP</sub>	V <sub>PP</sub> for Write – ORPP Memory	_	_	8.25	8.50	8.75	V
twR	Write Cycle Time – ORPP Memory	_	_	_	300	450	μs
E <sub>P</sub>	Cell Endurance – ORPP Memory	_	_	1	_	_	W
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Dat	a Memory						
V <sub>DR</sub>	RAM Data Retention Voltage	_	_	1.0	_	_	V

Note: "W" means Write times.

# **LVR Electrical Characteristics**

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Syllibol	Farameter	$V_{DD}$	Conditions	IVIIII.	Тур.	IVIAX.	UIIIL
	NR Low Voltage Reset Voltage		LVR enable, voltage select 1.9V		1.9		
<b>\</b> ,,			LVR enable, voltage select 2.1V	-5%	2.1	+5%	V
V <sub>LVR</sub>	Low voltage Neset voltage		LVR enable, voltage select 3.15V	-5%	3.15	+376	V
			LVR enable, voltage select 4.2V		4.2		
[,	Operating Current	3V	LVR enable, V <sub>LVR</sub> =1.9V	_	_	15	
I <sub>LVR</sub>	Operating Current		LVR enable, V <sub>LVR</sub> =1.9V	_	15	30	μA
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	100	240	1250	μs

# A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Cumbal	Downwater		Test Conditions	Min.	Trees	May	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIII.	Тур.	Max.	Unit
V <sub>ADI</sub>	Input Voltage	_	_	0	_	V <sub>REF</sub>	V
V <sub>REF</sub>	Reference Voltage	_	_	2.0	_	$V_{DD}$	V
N <sub>R</sub>	Resolution	_	_	_	_	12	Bit
		2V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs			3	
	Differential Nonlinearity	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
DNL		5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-3	_		LSB
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				

Rev. 1.10 22 August 23, 2024



Committee t	Down to		Test Conditions	DA:	т.	NA:	11.27
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
		2V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-4	_	4	
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-4	_	4	
INL	Integral Nonlinearity	5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-4	_	4	LSB
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs	-4	_	4	
			SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs	-4	_	4	
	Additional Comment for A/D Comment	2V	No load (t <sub>ADCK</sub> =2.0µs)	_	280	400	
I <sub>ADC</sub>	Additional Current for A/D Converter Enable	3V	No load (t <sub>ADCK</sub> =0.5µs)	_	450	600	μΑ
	Litable	5V	No load (t <sub>ADCK</sub> =0.5µs)	_	850	1000	
t <sub>ADCK</sub>	A/D Converter Clock Period	_	2.0V≤V <sub>DD</sub> ≤5.5V	0.5	_	10	μs
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t <sub>ADS</sub>	A/D Converter Sampling Time	_	_	_	4	_	t <sub>ADCK</sub>
t <sub>ADC</sub>	A/D Conversion Time (Including A/D Sample and Hold Time)	_	_	_	16	_	tadck
		2.2V	No load, PGAIS=1, PGAGS[1:0]=01	_	250	500	
I <sub>PGA</sub>	Additional Current for PGA Enable	3V	No load,PGAIS=1, PGAGS[1:0]=01	_	300	600	μΑ
		5V	No load,PGAIS=1, PGAGS[1:0]=01	_	400	700	
		2.2V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -0.1	
$V_{OR}$	PGA Maximum Output Voltage Range	3V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -0.1	V
		5V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -0.1	
			V <sub>DD</sub> =2.2V~5.5V V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-3%	2	+3%	
$V_{\text{VR}}$	PGA Fixed Voltage Output		V <sub>DD</sub> =3.2V~5.5V V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-3%	3	+3%	V
			V <sub>DD</sub> =4.2V~5.5V V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-3%	4	+3%	
Vir	PGA Input Voltage Range	3V		V <sub>SS</sub> +0.1		V <sub>DD</sub> -1.4	mV
V IR	OA Input Voltage Natige	5V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -1.4	IIIV



# **Reference Voltage Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Cumbal	Parameter	Т	est Conditions	Min.	Time	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	V <sub>DD</sub> Conditions		Тур.	wax.	Unit
I <sub>BGREF</sub>	Operating Current	5.5V	_	_	25	35	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V <sub>RIPPLE</sub> =1V <sub>P.P</sub> , f <sub>RIPPLE</sub> =100Hz	75	_	_	dB
En	Output Noise	_	Ta=25°C, no load current, f=0.1Hz~10Hz	_	300	_	μV <sub>RMS</sub>
I <sub>SD</sub>	Shutdown Current	_	V <sub>BGREN</sub> =0	_	_	0.1	μA
tstart	Startup Time	2.0V~5.5V	Ta=25°C	_	_	400	μs

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

- 2. A  $0.1 \mu F$  ceramic capacitor should be connected between  $V_{\text{DD}}$  and GND.
- 3. The  $V_{\text{BGREF}}$  voltage is used as the A/D converter PGA internal input signal.

# I<sup>2</sup>C Electrical Characteristics


Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	raiailletei	V <sub>DD</sub>	Conditions	IVIIII.	Typ.	IVIAX.	Oilit
	120 01 1 111 1 (400111) 5		No clock debounce	2	_	_	
	I <sup>2</sup> C Standard Mode (100kHz) f <sub>SYS</sub> Frequency (Note)	_	2 system clock debounce	4	_	_	MHz
fızc	requestoy		4 system clock debounce	4	_	_	
II2C	120 F + M   - (400  +   - ) f		No clock debounce	4	_	_	
	I <sup>2</sup> C Fast Mode (400kHz) f <sub>SYS</sub> Frequency (Note)	_	2 system clock debounce	8		_	MHz
	requestoy		4 system clock debounce	8		_	
f <sub>SCL</sub>	SCL Clock Frequency	3V/5V	Standard mode	_	_	100	kHz
ISCL	SCL Clock Frequency	30/30	Fast mode	_		400	KIIZ
+	SCL Clock High Time	3V/5V	Standard mode	3.5	_	_	116
t <sub>SCL(H)</sub>	SCL Clock High Hine	30/30	Fast mode	0.9		_	μs
t	SCL Clock Low Time	3V/5V	Standard mode	3.5	_	_	116
t <sub>SCL(L)</sub>	SCE Clock Low Time	30/30	Fast mode	0.9		_	μs
teall	SCL and SDA Fall Time	3V/5V	Standard mode	—	_	1.3	μs
LFALL	SCL and SDA Fail Time	30/30	Fast mode	_	_	0.34	μδ
trise	SCL and SDA Rise Time	3V/5V	Standard mode	_	_	1.3	μs
TRISE	SCL and SDA Rise Time	30/30	Fast mode	_	_	0.34	μδ
tauranu	SDA Data Setup Time	3V/5V	Standard mode	0.25	_	_	μs
tsu(SDA)	SDA Data Setup Time	30/30	Fast mode	0.1	_	_	μδ
$t_{\text{H}(\text{SDA})}$	SDA Data Hold Time	3V/5V	_	0.1	_	_	μs
$t_{\text{VD(SDA)}}$	SDA Data Valid Time	3V/5V	_	—	_	0.6	μs
<b>+</b>	Start Condition Setup Time	3V/5V	Standard mode	3.5	_	_	110
t <sub>SU(STA)</sub>	Start Condition Setup Time	30/30	Fast mode	0.6		_	μs
t	Start Condition Hold Time	3V/5V	Standard mode	4.0	_	_	μs
t <sub>H(STA)</sub>	Start Condition Flora Time	30/30	Fast mode	0.6	_	_	μs
tourozo	Stop Condition Setup Time	3V/5V	Standard mode	3.5	_	_	116
t <sub>SU(STO)</sub>	Stop Condition Setup Time	30/30	Fast mode	0.6	_	_	μs

Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.

Rev. 1.10 24 August 23, 2024






# **Power-on Reset Characteristics**

Ta=-40°C~85°C

Symbol	Parameter		est Conditions	Min.	Trees	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	wiin.	Тур.	wax.	Unit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for $V_{\text{DD}}$ Stays at $V_{\text{POR}}$ to Ensure Power-on Reset	_	_	1	_	_	ms






# **System Architecture**


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the devices suitable for affordable, high-volume production for controller applications.

# **Clocking and Pipelining**

The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



#### **System Clocking and Pipelining**



Instruction Fetching

Rev. 1.10 26 August 23, 2024



#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	Part No.	Program Counter				
	Part No.	High Byte Low Byte (PCL				
	BS24B04CA	PC10~PC8	PCL7~PCL0			
ı	BS24C08CA	PC11~PC8	PCL7~PCL0			

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.


#### **Program Counter Read Registers**

The Program Counter Read registers are a read only register pair for reading the program counter value which indicates the current program execution address. Read the low byte register first then the high byte register. Reading the low byte register, PCRL, will read the low byte data of the current program execution address, and place the high byte data of the program counter into the 8-bit PCRH buffer. Then reading the PCRH register will read the corresponding data from the 8-bit PCRH buffer.

The following example shows how to read the current program execution address. When the current program execution address is 123H, the steps to execute the instructions are as follows:

- (1) MOV A, PCRL → the ACC value is 23H, and the PCRH value is 01H; MOV A, PCRH → the ACC value is 01H.
- (2) LMOV A, PCRL  $\rightarrow$  the ACC value is 23H, and the PCRH value is 01H; LMOV A, PCRH  $\rightarrow$  the ACC value is 01H.





#### PCRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** Program Counter Read Low byte register bit 7 ~bit 0

### • PCRH Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	D10	D9	D8
R/W	_	_	_	_	_	R	R	R
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit  $2\sim 0$  **D10\simD8:** Program Counter Read High byte register bit  $3\sim$  bit  $0\sim 0$ 

#### • PCRH Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	D11	D10	D9	D8
R/W	_	_	_	_	R	R	R	R
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 **D11~D8:** Program Counter Read High byte register bit 3 ~ bit 0

### **Stack**

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, STKPTR[2:0]. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.


If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still

Rev. 1.10 28 August 23, 2024



be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



#### STKPTR Register

Bit	7	6	5	4	3	2	1	0
Name	OSF	_	_	_	_	D2	D1	D0
R/W	R/W	_	_	_	_	R	R	R
POR	0	_	_	_	_	0	0	0

Bit 7 **OSF:** Stack overflow flag

0: No stack overflow occurred

1: Stack overflow occurred

When the stack is full and a CALL instruction is executed or when the stack is empty and a RET instruction is executed, the OSF bit will be set high. The OSF bit is cleared only by software and cannot be reset automatically by hardware.

Bit 6~3 Unimplemented, read as "0"

Bit  $2\sim 0$  **D2~D0:** Stack pointer register bit  $2 \sim$  bit 0

The following example shows how the Stack Pointer and Stack Overflow Flag change when program branching conditions occur.

(1) When the CALL subroutine instruction is executed 7 times continuously and the RET instruction is not executed during the period, the corresponding changes of the STKPTR[2:0] and OSF bits are as follows:

CALL Execution Times	0	1	2	3	4	5	6	7
STKPTR[2:0] Bit Value	0	1	2	3	4	5	0	1
OSF Bit Value	0	0	0	0	0	0	0	1

- (2) When the OSF bit is set high and not cleared, it will remain high no matter how many times the RET instruction is executed.
- (3) When the stack is empty, the RET instruction is executed 6 times continuously, the corresponding changes of the STKPTR[2:0] and OSF bits are as follows:

RET Execution Times	0	1	2	3	4	5	6
STKPTR[2:0] Bit Value	0	5	4	3	2	1	0
OSF Bit Value	0	1	1	1	1	1	1

Rev. 1.10 29 August 23, 2024



#### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI


# **OTP Program Memory**

The Program Memory is the location where the user code or program is stored. The devices are supplied with One-Time Programmable, OTP memory where users can program their application code into the device.

#### **Structure**

The Program Memory has a capacity of  $(2K-16)\times16\sim4K\times16$  bits. Note that the subtractive  $16\times16$  bits space is reserved and cannot be used. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be set in any location within the Program Memory, is addressed by a separate table pointer register.

Part No.	Capacity		
BS24B04CA	(2K-16)×16		
BS24C08CA	4K×16		



**Program Memory Structure** 

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Rev. 1.10 30 August 23, 2024




#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontrollers. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K words Program Memory of the devices. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the the specific address pointed by the TBHP and TBLP registers if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m] instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Rev. 1.10 31 August 23, 2024



#### **Table Read Program Example**

```
tempreg1 db ?
                 ; temporary register #1
tempreg2 db ?
                 ; temporary register #2
                 ; initialise low table pointer - note that this address is
mov a,06h
referenced
mov tblp,a
                 ; to the last page or present page
tabrd tempreg1
                 ; transfers value in table referenced by table pointer,
                 ; data at program memory address "706H" transferred to tempreg1
                 ; and TBLH
dec tblp
                 ; reduce value of table pointer by one
tabrd tempreq2 ; transfers value in table referenced by table pointer, data at
                 ; program memory address "705H" transferred to tempreg2 and TBLH
                 ; in this example the data "1AH" is transferred to tempreg1 and
                 ; data "OFH" to register tempreg2
                 ; the value "OOH" will be transferred to the high byte register
                 : TBLH
org 700h
                 ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```

# In Circuit Programming - ICP

The provision of OTP type Program Memory, users can program their application One-Time into the device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 5-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with an un-programmed microcontroller, and then programming the program at a later stage.


Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VPP	VPP	Programming OTP ROM power supply (8.5V)
VDD	VDD	Power Supply. A 0.1µF capacitor is required to be connected between VDD and VSS for programming.
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 5-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Three additional lines are required for the power supply. The technical details regarding the incircuit programming of the devices is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.

Rev. 1.10 32 August 23, 2024





Note: 1. A  $0.1\mu F$  capacitor is required to be connected between VDD and VSS for ICP programming, and as close to these pins as possible.

2. \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

# **On-Chip Debug Support - OCDS**

There is an EV chip named BS24BV04CA/BS24CV08CA which are used to emulate the devices named BS24B04CA/BS24C08CA respectively. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function and the package type. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

#### **OTP ROM Parameter Program – ORPP**

This device contains an ORPP function. The provision of the ORPP function offers users the convenience of OTP Memory programming features. Note that the Write operation only writes data to the last page of OTP Program Memory, and the data can only be written once and cannot be erased.

Before the write operation is implemented, the VPP pin must be connected to an 8.5V power and after the write operation is completed, the high voltage power should be removed from the VPP pin. If the VPP function is pin-shared with an I/O port, the corresponding I/O port cannot be set as an output when it is used as the VPP function.

Rev. 1.10 33 August 23, 2024



#### **ORPP Registers**

Three registers control the overall operation of the internal ORPP function. These are data registers ODL and ODH, and a control register OCR.

Register	Bit							
Name	7	6	5	4	3	2	1	0
OCR	_	_	_	_	WREN	WR	_	_
ODL	D7	D6	D5	D4	D3	D2	D1	D0
ODH	D15	D14	D13	D12	D11	D10	D9	D8

**ORPP Register List** 

#### ODL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** ORPP Program Memory data bit 7~bit 0

#### ODH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8:** ORPP Program Memory data bit 15~bit 8

#### OCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	WREN	WR	_	_
R/W	_	_	_	_	R/W	R/W	_	_
POR	_	_	_	_	0	0	_	_

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: ORPP Write Enable

0: Disable 1: Enable

This is the ORPP Write Enable Bit which must be set high before write operations are carried out. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Clearing this bit to zero will inhibit ORPP write operations.

Bit 2 WR: ORPP Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the ORPP Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1~0 Unimplemented, read as "0"

Note: 1. The WREN and WR cannot be set high at the same time in one instruction.

- 2. Note that the CPU will be stopped when a write operation is successfully activated.
- 3. Ensure that the  $f_{\text{SUB}}$  clock is stable before executing the write operation.
- 4. Ensure that the write operation is totally complete before executing other operations.

Rev. 1.10 34 August 23, 2024



#### **ORPP Writing Data to the OTP Program Memory**

For ORPP write operation the data to be written should be placed in the ODH and ODL registers and the desired write address should first be placed in the TBLP register. To write data to the OTP Program Memory, the write enable bit, WREN, in the OCR register must first be set high to enable the write function. After this, the WR bit in the OCR register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after a valid write activation procedure has completed. Note that the CPU will be stopped when a write operation is successfully activated. When the write cycle terminates, the CPU will resume executing the application program. And the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the OTP Program Memory.

#### **ORPP Reading Data from the OTP Program Memory**

For ORPP read operation the desired address should first be placed in the TBLP register. Then the data can be retrieved from the program memory using the "TABRDL [m]" instruction. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

#### **Programming Considerations**

Care must be taken that data is not inadvertently written to the OTP Program Memory. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then set high again after a write activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the ORPP write operation is totally complete. Otherwise, the ORPP write operation will fail.

#### **Programming Examples**

#### **ORPP Reading data from the OTP Program Memory**

```
Tempreg1 db? ; temporary register

MOV A, 03H

MOV TBLP, A ; set read address 03H

TABRDL Tempreg1 ; transfers value in table (last page) referenced by table ; pointer, data at program memory address "0703H" ; transferred to tempreg1 and TBLH
```

#### **ORPP Writing Data to the OTP Program Memory**

```
MOV A, ORPP_ADRES ; user defined address
MOV TBLP, A

MOV A, ORPP_DATA_L ; user defined data
MOV ODL, A

MOV A, ORPP_DATA_H

MOV ODH, A

MOV A, 00H

MOV OCR, A

CLR EMI
```



```
SET WREN ; set WREN bit, enable write operation

SET WR ; start Write Cycle - set WR bit - executed immediately ; after setting WREN bit

SET EMI

BACK:

SZ WR ; check for write cycle end

JMP BACK
NOP
```

# **Data Memory**


The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### **Structure**

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The start address of the Data Memory for the devices is 00H. For the devices, the address range of the Special Purpose Data Memory is from 00H to 7FH while the address range of the General Purpose Data Memory is from 80H to FFH. Switching between the different Data Memory banks is achieved by setting the Data Memory Bank Pointer to the correct value.


Part No.	Special Purpose Data Memory	General Purpose Data Memory			
Part No.	Located Bank	Capacity	Bank: Address		
BS24B04CA	0	256×8	0: 80H~FFH 1: 80H~FFH		
BS24C08CA	0	384×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH		



Data Memory Structure - BS24B04CA

Rev. 1.10 36 August 23, 2024





Data Memory Structure - BS24C08CA

## **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

## **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.10 37 August 23, 2024



	Bank 0		Bank 0
00H	IAR0	40H	IECC
01H	MP0	41H	CTM3C0
02H	IAR1	42H	CTM3C1
03H	MP1	43H	CTM3DL
04H	BP	44H	CTM3DH
05H	ACC	45H	CTM3AL
06H 07H	PCL TBLP	46H 47H	CTM3AH
0711 08H	TBLH	4711 48H	
09H	TBHP	49H	
0AH	STATUS	4AH	
0BH		4BH	
0CH	INTEG	4CH	
0DH	WDTC	4DH	
0EH	TB0C	4EH	
0FH		4FH	SADC0
10H	SCC	50H	SADC1
11H	HIRCC	51H	SADC2
12H	INTC0	52H	SADOL
13H	INTC1	53H	SADOH
14H	PA	54H	VBGRC
15H	PAC	55H	CRCCR
16H	PAPU	56H	CRCIN CRCDL
17H 18H	PAWU TB1C	57H 58H	CRCDH
19H	TKTMR	59H	PCRL
1AH	TKC0	59H 5AH	PCRH
1BH	TKC1	5BH	CTM0C0
1CH	TK16DL	5CH	CTM0C1
1DH	TK16DH	5DH	CTM0DL
1EH	TKM0C0	5EH	CTM0DH
1FH	TKM0C1	5FH	CTM0AL
20H	TKM016DL	60H	CTM0AH
21H	TKM016DH	61H	CTM1C0
22H	TKM0ROL	62H	CTM1C1
23H	TKM0ROH	63H	CTM1DL
24H	INTC2	64H	CTM1DH
25H	55	65H	CTM1AL
26H	PB	66H	CTM1AH
27H 28H	PBC PBPU	67H 68H	CTM2C0 CTM2C1
29H	SLEDC0	69H	CTM2DL
2AH	SLEDC1	6AH	CTM2DH
2BH	GLEBOT	6BH	CTM2AL
2CH	PBNS	6CH	CTM2AH
2DH	OCR	6DH	STKPTR
2EH	ODL	6EH	INTC3
2FH	ODH	6FH	LVRC
30H		70H	
31H			
32H	2400		
33H	PAS0		
34H	PAS1		
35H 36H	PBS0 PBS1		
37H	IFS0		
38H	IFS1		
39H	IICC0		
3AH	IICC1		
3ВН	IICD		
3CH	IICA		
3DH	IICTOC		
3EH			
3FH		7FH	
	: Unused, read as	s 00H	
		* *	

Special Purpose Data Memory - BS24B04CA

Rev. 1.10 38 August 23, 2024



	Bank 0		Bank 0
00H	IAR0	40H	IECC
01H	MP0	41H	PTMC0
02H	IAR1	42H	PTMC1
03H	MP1	43H	PTMDL
04H	BP	44H	PTMDH
05H	ACC	45H	PTMAL
06H	PCL	46H	PTMAH
07H 08H	TBLP	47H 48H	PTMRPL
09H	TBLH TBHP	49H	PTMRPH SIMC0
0AH	STATUS	4AH	SIMC1
0BH	OTATOO	4BH	SIMD
0CH	INTEG	4CH	SIMA/SIMC2
0DH	WDTC	4DH	SIMTOC
0EH	TB0C	4EH	
0FH		4FH	SADC0
10H	SCC	50H	SADC1
11H	HIRCC	51H	SADC2
12H	INTC0	52H	SADOL
13H	INTC1	53H	SADOH
14H	PA	54H	VBGRC
15H	PAC	55H	CRCCR
16H	PAPU	56H	CRCIN
17H	PAWU	57H	CRCDL
18H	TB1C	58H	CRCDH
19H	TKTMR	59H	PCRL
1AH	TKC0 TKC1	5AH	PCRH CTM0C0
1BH 1CH	TK16DL	5BH 5CH	CTM0C0
1DH	TK16DH	5DH	CTMODL
1EH	TKM0C0	5EH	CTM0DH
1FH	TKM0C1	5FH	CTM0AL
20H	TKM016DL	60H	CTM0AH
21H	TKM016DH	61H	CTM1C0
22H	TKM0ROL	62H	CTM1C1
23H	TKM0ROH	63H	CTM1DL
24H	INTC2	64H	CTM1DH
25H	MFI	65H	CTM1AL
26H	PB	66H	CTM1AH
27H	PBC	67H	CTM2C0
28H	PBPU	68H	CTM2C1
29H	SLEDC0	69H	CTM2DL
2AH	SLEDC1	6AH	CTM2DH
2BH	SLEDC2	6BH	CTM2AL
2CH	PDNS	6CH	CTM2AH
2DH 2EH	OCR	6DH	STKPTR
2FH	ODL ODH	6EH 6FH	INTC3 LVRC
30H	PD	70H	LVICO
31H	PDC		
32H	PDPU		
33H	PAS0		
34H	PAS1		
35H	PBS0		
36H	PDS0		
37H	PDS1		
38H	IFS0		
39H	TKM1C0		
3AH	TKM1C1		
3BH	TKM116DL		
3CH	TKM116DH		
3DH	TKM1ROL		
3EH	TKM1ROH	; 7511	
3FH	ORMC	7FH	
	: Unused, read as	s 00H	

Special Purpose Data Memory - BS24C08CA



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

## Indirect Addressing Register - IAR0, IAR1

The Indirect Addressing Register, IAR0 and IAR1, although having its location in normal RAM register space, does not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses this Indirect Addressing Register and Memory Pointer, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to this register but rather to the memory location specified by the corresponding Memory Pointer, MP0 or MP1. Acting as a pair, IAR0 and MP0 or IAR1 and MP1 can together access data from Bank 0. As the Indirect Addressing Register is not physically implemented, reading the Indirect Addressing Register will return a result of "00H" and writing to the register will result in no operation.

## Memory Pointer - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. This Memory Pointer is physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the Indirect Addressing Register is carried out, the actual address that the microcontroller is directed to is the address specified by the Memory Pointer. MP0, together with the Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to the desired data memory bank selected by the DMBP0~DMBP1 bits in the BP register. Direct Addressing can only be used within Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

### **Indirect Addressing Program Example**

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block
       db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                          ; set size of block
    mov block, a
    mov a, offset adres1
                         ; Accumulator loaded with first RAM address
    mov MPO, a
                          ; set memory pointer with first RAM address
loop:
    clr IAR0
                          ; clear the data at address defined by MPO
    inc MPO
                          ; increase memory pointer
    sdz block
                           ; check if last memory location has been cleared
    jmp loop
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

Rev. 1.10 40 August 23, 2024



### Bank Pointer - BP

Depending upon which device is used, the Data Memory is divided into several banks. Selecting the required Data Memory area is achieved using the Bank Pointer.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the IDLE or SLEEP mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using Indirect Addressing.

Part No.		Bit										
	7	6	5	4	3	2	1	0				
BS24B04CA	_	_	_	_	_	_	_	DMBP0				
BS24C08CA	_	_	_	_	_	_	DMBP1	DMBP0				

**BP Register List** 

#### • BP Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	DMBP0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

**DMBP0:** Data Memory Bank Selection

0: Bank 0 1: Bank 1

### • BP Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	DMBP1	DMBP0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **DMBP1~DMBP0:** Data Memory Bank Selection

00: Bank 0 01: Bank 1 10: Bank 2 11: Undefined

### **Accumulator - ACC**

Bit 0

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Rev. 1.10 41 August 23, 2024



### Program Counter Low Byte Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

## Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. The TBLP and TBHP registers are the table pointer pair and indicates the location where the table data is located. Their value must be setup before any table read instructions are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

### Option Memory Mapping Register - ORMC - For BS24C08CA only

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 000H~03FH will be mapped to Program Memory last page addresses 0C0H~0FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t<sub>LIRC</sub>. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

#### ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **ORMC7~ORMC0:** Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

Rev. 1.10 42 August 23, 2024



## Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	Х	Х	х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF:** Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV:** Overflow flag

0: No overflow

 An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa

Bit 2 **Z:** Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Rev. 1.10 43 August 23, 2024



Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

### **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. The fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the devices have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency
Internal High Speed RC	HIRC	8/12/16MHz
Internal Low Speed RC	LIRC	32kHz


**Oscillator Types** 

## **System Clock Configurations**

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock is sourced from the internal 8/12/16MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.

Rev. 1.10 44 August 23, 2024





## Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencys of 8MHz, 12MHz and 16MHz, which is selected using a configuration option. The HIRC1~HIRC0 bits in the HIRCC register must also be setup to match the selected configuration option frequency. Setting up these bits is necessary to ensure that the HIRC frequency accuracy specified in the A.C. Characteristics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a fully integrated low frequency RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.10 45 August 23, 2024




# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

## **System Clocks**

The devices have many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{\rm H}$ , or low frequency,  $f_{\rm SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2\sim f_{\rm H}/64$ .



### **Device Clock Configurations**

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

Rev. 1.10 46 August 23, 2024



### **System Operation Modes**

There are six different modes of operation for the microcontrollers, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU		Register S	Setting	fsys	fн	fsuв	furc	
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	IH	ISUB	ILIRC	
FAST	On	х	х	000~110	f <sub>H</sub> ~f <sub>H</sub> /64	On	On	On	
SLOW	On	х	х	111	f <sub>SUB</sub>	On/Off (1)	On	On	
IDLE0	Off	0	1	000~110	Off	Off	On	On	
IDLEU	Oli	0	'	111	On	Oii	OII	On	
IDLE1	Off	1	1	XXX	On	On	On	On	
IDLE2	Off	1	0	000~110	On	On	Off	On	
IDLEZ	Oli	'	U	111	Off	On		On	
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off (2)	

"x": Don't care

Note: 1. The  $f_{\rm H}$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f<sub>LIRC</sub> clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

#### **FAST Mode**

This is one of the main operating modes where the microcontrollers have all of their functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontrollers to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontrollers at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ , which is derived from the LIRC oscillator.

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bits are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock can continues to operate if the WDT function is enabled.

## **IDLE0 Mode**

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

Rev. 1.10 47 August 23, 2024



#### **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

#### **IDLE2 Mode**

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

### **Control Register**

The registers, SCC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN				
HIRCC	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN				

"—": Unimplemented, read as "0"

System Operating Mode Control Register List

#### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 **CKS2~CKS0:** System clock selection

 $\begin{array}{c} 000:\,f_H\\ 001:\,f_H/2\\ 010:\,f_H/4\\ 011:\,f_H/8\\ 100:\,f_H/16\\ 101:\,f_H/32\\ 110:\,f_H/64\\ 111:\,f_{SUB} \end{array}$ 

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_{\text{H}}$  or  $f_{\text{SUB}}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

### Bit 4~2 Unimplemented, read as "0".

Bit 1 **FHIDEN:** High Frequency oscillator control when CPU is switched off

0: Disable1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Rev. 1.10 48 August 23, 2024



Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time= $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$ , where  $t_{Curr.}$  indicates the current clock period,  $t_{Tar.}$  indicates the target clock period and the  $t_{SYS}$  indicates the current system clock period.

#### HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	_	_	_	_	R/W	R/W	R	R/W
POR	_	_	_	_	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

00: 8MHz 01: 12MHz 10: 16MHz 11: 8MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set high.

It is recommended that the HIRC frequency selected by these two bits should be the same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set high to enable the HIRC oscillator or the HIRC frequency selection is changed by application program, the HIRCF bit will first be cleared to zero and then set high after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable


#### **Operating Mode Switching**

The devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.

Rev. 1.10 49 August 23, 2024






### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




Rev. 1.10 50 August 23, 2024



### **SLOW Mode to FAST Mode Switching**

In the SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_H$ ~ $f_H$ /64.

However, if  $f_H$  is not used in the SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register The time duration required for the high speed system oscillator stabilisation is specified in the System Start Up Time Characteristics.



### **Entering the SLEEP Mode**

There is only one way for the devices to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Entering the IDLE0 Mode**

There is only one way for the devices to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.10 51 August 23, 2024



- The  $f_H$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### **Entering the IDLE1 Mode**

There is only one way for the devices to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Entering the IDLE2 Mode**

There is only one way for the devices to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be on but the f<sub>SUB</sub> clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the devices. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the devices which have different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Rev. 1.10 52 August 23, 2024



Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

### Wake-up

To minimise power consumption the devices can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the devices are woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- An external RES pin reset
- · A system interrupt
- · A WDT overflow

When the device execute the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experience a system power-up or executes the clear Watchdog Timer instruction.

If the system is woken up by an external  $\overline{RES}$  pin reset, the device will experience a full system reset, however, if the device are woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flag. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.10 53 August 23, 2024



# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $[(2^8-2^0)\sim2^8]\sim[(2^{15}-2^7)\sim2^{15}]$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

### **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the enable/disable operation.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	WDTEN	WS2	WS1	WS0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	1	1	1	1

Bit 7~4 Unimplemented, read as "0"

Bit 3 **WDTEN:** WDT function enable control

0: Disable 1: Enable

Bit 2~0 WS2~WS0: WDT time-out period selection

000: [(2<sup>8</sup>-2<sup>0</sup>)~2<sup>8</sup>]/f<sub>LIRC</sub> 001: [(2<sup>9</sup>-2<sup>1</sup>)~2<sup>9</sup>]/f<sub>LIRC</sub> 010: [(2<sup>10</sup>-2<sup>2</sup>)~2<sup>10</sup>]/f<sub>LIRC</sub> 011: [(2<sup>11</sup>-2<sup>3</sup>)~2<sup>11</sup>]/f<sub>LIRC</sub> 100: [(2<sup>12</sup>-2<sup>4</sup>)~2<sup>12</sup>]/f<sub>LIRC</sub> 101: [(2<sup>13</sup>-2<sup>5</sup>)~2<sup>13</sup>]/f<sub>LIRC</sub> 110: [(2<sup>14</sup>-2<sup>6</sup>)~2<sup>14</sup>]/f<sub>LIRC</sub> 111: [(2<sup>15</sup>-2<sup>7</sup>)~2<sup>15</sup>]/f<sub>LIRC</sub>

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

## **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there is one bit, WDTEN, in the WDTC register to offer the enable/disable control.

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The


Rev. 1.10 54 August 23, 2024



first is using the Watchdog Timer software clear instruction, the second is via a HALT instruction. The third is an external hardware reset, which means a low level on the external reset pin.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{15}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the  $2^{15}$  division ratio, and a minimum timeout of 8ms for the  $2^8$  division ration.



### Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontrollers. In this case, internal circuitry will ensure that the microcontrollers, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the device are running. One example of this is where after power has been applied and the devices are already running, the  $\overline{RES}$  line is forcefully pulled low. In such a case, known as a normal operation reset, some of the registers remain unchanged allowing the device to proceed with normal operation after the reset line is allowed to return high.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the  $\overline{\text{RES}}$  reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

### **Reset Functions**


There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally.

Rev. 1.10 55 August 23, 2024



#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontrollers. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.




#### **RES** Pin Reset

As the reset pin is shared with an I/O pin, the reset function must be selected using a configuration option. Although the microcontroller has an internal RC reset function, if the  $V_{DD}$  power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the  $\overline{RES}$  pin, whose additional time delay will ensure that the  $\overline{RES}$  pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the  $\overline{RES}$  line reaches a certain voltage value, the reset delay time  $t_{RSTD}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.

For most applications a resistor connected between VDD and the  $\overline{RES}$  pin and a capacitor connected between VSS and the  $\overline{RES}$  pin will provide a suitable external reset circuit. Any wiring connected to the  $\overline{RES}$  pin should be kept as short as possible to minimise any stray noise interference.

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.



Note: \* It is recommended that this component is added for added ESD protection.


\*\* It is recommended that this component is added in environments where power line noise is significant.

### External RES Circuit

Pulling the  $\overline{RES}$  pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.

Rev. 1.10 56 August 23, 2024






### Low Voltage Reset - LVR

The microcontrollers contain a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset should the value fall below a certain predefined level.

The LVR function can be enabled or disabled by the LVRC control register. If the LVRC control register is configured to enable the LVR function, the LVR function is always enabled except in the SLEEP/IDLE mode. If the supply voltage of the device drop to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally. For a valid LVR signal, a low voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for greater than the value  $t_{LVR}$  specified in the LVR Electrical Characteristics. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS7~LVS0 bits in the LVRC register. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enter the IDLE or SLEEP mode.



Low Voltage Reset Timing Chart

### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR voltage selection

01100110: 1.9V 01010101: 2.1V 00110011: 3.15V 10011001: 4.2V 11110000: LVR disable Other values: 1.9V


When an actual low voltage condition occurs, as specified by one of the defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{\rm LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

#### Watchdog Time-out Reset during Normal Operation

When the Watchdog time-out Reset during normal operations in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".

Rev. 1.10 57 August 23, 2024






WDT Time-out Reset during Normal Operation Timing Chart

### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	RES or LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Base	Cleared after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be set as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Rev. 1.10 58 August 23, 2024



Registers	BS24B04CA	BS24C08CA	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP0	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
IAR1	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
BP	•		0	0	0	u
		•	0 0	00	00	u u
ACC	•	•	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	•	•	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	•	•	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	•		X X X	u u u	u u u	u u u
		•	X X X X	uuuu	uuuu	uuuu
STATUS	•	•	00 xxxx	1u uuuu	uu uuuu	11 uuuu
INTEG	•		0 0	0 0	00	u u
		•	0000	0000	0000	uuuu
WDTC	•	•	1111	1111	1111	uuuu
TB0C	•	•	0-00 -000	0-00 -000	0-00 -000	u-uu —uuu
SCC	•	•	00000	00000	00000	uuuuu
HIRCC	•	•	0001	0001	0001	uuuu
INTC0	•	•	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PA	•		1111 1111	1111 1111	1111 1111	uuuu uuuu
		•	11 1111	11 1111	11 1111	uu uuuu
PAC	•		1111 1111	1111 1111	1111 1111	uuuu uuuu
I AC		•	11 1111	11 1111	11 1111	uu uuuu
PAPU	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
I Al O		•	00 0000	00 0000	00 0000	uu uuuu
PAWU	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
I AVVO		•	00 0000	00 0000	00 0000	uu uuuu
TB1C	•	•	0-00 -000	0-00 -000	0-00 -000	u-uu -uuu
TKTMR	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC0	•		-000 0-00	-000 0-00	-000 0-00	-uuu u-uu
11.00		•	-000 0000	-000 0000	-000 0000	-uuu uuuu
TKC1	•	•	11	11	11	u u
TK16DL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TK16DH	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0C0	•	•	000- 0000	000-0000	000- 0000	uuu- uuuu
TKM0C1	•	•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM016DL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM016DH	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	•	•	0 0	0 0	0 0	u u
INTC2	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI		•	0000 0000	0000 0000	0000 0000	uuuu uuuu



Registers	BS24B04CA	BS24C08CA	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	WDT Time-out (IDLE/SLEEP)
DD	•		11 1111	11 1111	11 1111	uu uuuu
PB		•	1111 1111	1111 1111	1111 1111	uuuu uuuu
DDO	•		11 1111	11 1111	11 1111	uu uuuu
PBC		•	1111 1111	1111 1111	1111 1111	uuuu uuuu
DDDU	•		00 0000	00 0000	00 0000	uu uuuu
PBPU		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
OI EDOO	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDC0		•	00 0000	00 0000	00 0000	uu uuuu
OLEDO4	•		00 0000	00 0000	00 0000	uu uuuu
SLEDC1		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDC2		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBNS	•		00 0000	00 0000	00 0000	uu uuuu
PDNS		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
OCR	•	•	0 0	00	00	u u
ODL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
ODH	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PD		•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC		•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDPU		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS0	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
D. C.	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS1		•	00 00	00 00	00 00	uuuu
PBS0	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS1	•		0000	0000	0000	uuuu
PDS0		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PDS1		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
.=00	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
IFS0		•	0000	0000	0000	uuuu
IFS1	•		-000 0000	-000 0000	-000 0000	-uuu uuuu
TKM1C0		•	000-0000	000- 0000	000- 0000	uuu- uuuu
TKM1C1		•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM116DL		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM116DH		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1ROL		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1ROH		•	0 0	0 0	0 0	u u
ORMC		•	0000 0000	0000 0000	0000 0000	0000 0000
IICC0	•		000-	000-	000-	uuu-
IICC1	•		1000 0001	1000 0001	1000 0001	uuuu uuuu
IICD	•		xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
IICA	•		0000 000-	0000 000-	0000 000-	uuuu uuu-
IICTOC			0000 0000	0000 0000	0000 0000	uuuu uuuu
IECC	• • 0000 0000		0000 0000	0000 0000	uuuu uuuu	
PTMC0		•	0000 0	0000 0	0000 0	uuuu u
PTMC1		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMDL		•	0000 0000	0000 0000	0000 0000	uuuu uuuu



Registers	BS24B04CA	BS24C08CA	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PTMDH		•	0 0	0 0	00	u u
PTMAL		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMAH		•	0 0	0 0	0 0	u u
PTMRPL		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMRPH		•	0 0	0 0	0 0	u u
SIMC0		•	11100	111 00	11100	uuuuu
SIMC1		•	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD		•	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMTOC		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM3C0	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM3C1	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM3DL	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
СТМЗДН	•		0 0	0 0	00	u u
CTM3AL	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
СТМЗАН	•		0 0	0 0	00	u u
SADC0	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC1	•	•	0000 -000	0000 -000	0000 -000	uuuu -uuu
SADC2	•	•	00 0000	00 0000	00 0000	uu uuuu
SADOL	•	•	x x x x	x x x x	x x x x	uuuu (ADRFS=0) uuuu uuuu
						(ADRFS=1)
SADOH	•	•	xxxx xxxx	xxxx xxxx	xxxx xxxx	(ADRFS=0) uuuu (ADRFS=1)
VBGRC	•	•	0	0	0	u
CRCCR	•	•	0	0	0	u
CRCIN	•	•	0000 0000	0000 0000	0000 0000	
CRCDL	•	•	0000 0000	0000 0000	0000 0000	
CRCDH	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCRL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCRH	•	•	000	000	000	u u u
CTM0C0	•	•	0000 0000	0000 0000	0000 0000	
CTM0C1	•	•	0000 0000	0000 0000	0000 0000	
CTM0DL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0DH	•	•	0 0	0 0	0 0	u u
CTM0AL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0AH	•	•	0 0	0 0	0 0	u u
CTM1C0	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1C1	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1DL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1DH	•	•	0 0	0 0	0 0	u u
CTM1AL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1AH	•	•	0 0	0 0	0 0	u u



Registers	BS24B04CA	BS24C08CA	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	WDT Time-out (IDLE/SLEEP)
CTM2C0	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2C1	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2DL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2DH	•	•	0 0	00	00	u u
CTM2AL	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2AH	•	•	0 0	0 0	00	u u
STKPTR	•	•	0000	0000	0000	u 0 0 0
INTC3	•		-000 -000	-000 -000	-000 -000	-uuuuuu
INTOS		•	00	00	00	uu
LVRC	•	•	0110 0110	0110 0110	0110 0110	uuuu uuuu

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

## **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The devices provide bidirectional input/output lines labeled with port names PA, PB and PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0			
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0			
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0			
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0			
РВ	_	_	PB5	PB4	PB3	PB2	PB1	PB0			
PBC	_	_	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0			
PBPU	_	_	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0			

"--": Unimplemented, read as "0"

I/O Logic Function Registet List - BS24B04CA

Rev. 1.10 62 August 23, 2024



Register		Bit										
Name	7	6	5	4	3	2	1	0				
PA	PA7	_	_	PA4	PA3	PA2	PA1	PA0				
PAC	PAC7	_	_	PAC4	PAC3	PAC2	PAC1	PAC0				
PAPU	PAPU7	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0				
PAWU	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0				
РВ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0				
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0				
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0				
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0				
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0				
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0				

"—": Unimplemented, read as "0"

I/O Logic Function Register List - BS24C08CA

## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

#### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPU7~PxPU0: I/O Port x pull-high function control

0: Disable 1: Enable

The PxUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B and D depending upon the selected device. However, the actual available bits for each I/O Port may be different.

#### Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.



#### PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PAWUn: Port A Pin wake-up function control

0: Disable 1: Enable

The actual available bits may be different.

## I/O Port Control Registers

Each I/O port has its own control register known as PAC, PBC and PDC, to control the input/output configuration. With this control register, each CMOS/NMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS/NMOS output. If the pin is currently set as an output, instructions can still be used to read the output register.

However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin when the IECM is cleared to "0".

#### PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A ,B or D. However, the actual available bits for each I/O Port may be different.

### I/O Port Source Current Selection

The devices support different output source current driving capability for each I/O port. With the selection registers, SLEDC0~SLEDC2, specific I/O port can support four levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these selection bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output source current for different applications.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00	
SLEDC1	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10	

"—": Unimplemented, read as "0"

I/O Port Source Current Selection Register List - BS24B04CA

Rev. 1.10 64 August 23, 2024



Register	Bit									
Name	7	6	5	4	3	2	1	0		
SLEDC0	_	_	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00		
SLEDC1	SLEDC17	SLEDC16	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10		
SLEDC2	SLEDC27	SLEDC26	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20		

"—": Unimplemented, read as "0"

#### I/O Port Source Current Selection Register List - BS24C08CA

#### SLEDC0 Register – BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## Bit 7~6 **SLEDC07~SLEDC06:** PA6 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

## Bit 5~4 SLEDC05~SLEDC04: PA5, PA4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

## Bit 3~2 **SLEDC03~SLEDC02:** PA3, PA2 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

## Bit 1~0 **SLEDC01~SLEDC00:** PA1, PA0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

### SLEDC0 Register – BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

#### Bit 7~6 Unimplemented, read as "0"

## Bit 5~4 **SLEDC5~SLEDC4:** PA4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

### Bit 3~2 **SLEDC3~SLEDC2:** PA3, PA2 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)



#### Bit 1~0 SLEDC1~SLEDC0: PA1, PA0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

## • SLEDC1 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

## Bit 5~4 SLEDC15~SLEDC14: PB5, PB4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

### Bit 3~2 **SLEDC13~SLEDC12:** PB3, PB2 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

### Bit 1~0 SLEDC11~SLEDC10: PB1, PB0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

#### SLEDC1 Register – BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	SLEDC17	SLEDC16	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7~6 SLEDC17~SLEDC16: PB7, PB6 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

#### Bit 5~4 SLEDC15~SLEDC14: PB5, PB4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

### Bit 3~2 SLEDC13~SLEDC12: PB3, PB2 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

### Bit 1~0 **SLEDC11~SLEDC10:** PB1, PB0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)



## • SLEDC2 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	SLEDC27	SLEDC26	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **SLEDC7~SLEDC6:** PD7, PD6 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 5~4 SLEDC5~SLEDC4: PD5, PD4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 3~2 **SLEDC3~SLEDC2:** PD3, PD2 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 1~0 **SLEDC1~SLEDC0:** PD1, PD0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

#### I/O Port Sink Current Selection

These devices support different output sink current driving capability for BS24B04CA PB port and BS24C08CA PD port. With the selection registers, PxNS, specific I/O port can support two levels of the sink current driving capability. These sink current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these selection bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output sink current for different applications.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
PBNS (BS24B04CA)	_	_	PBNS5	PBNS4	PBNS3	PBNS2	PBNS1	PBNS0			
PDNS (BS24C08CA)	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	PDNS1	PDNS0			

<sup>&</sup>quot;-": Unimplemented, read as "0"

## PBNS Register – BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	PBNS5	PBNS4	PBNS3	PBNS2	PBNS1	PBNS0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **PBNS5:** PB5 sink current selection (NMOS adjust)

0: Sink current=Level 1 (Min.)

1: Sink current=Level 2 (Max.)



Bit 4 PBNS4: PB4 sink current selection (NMOS adjust) 0: Sink current=Level 1 (Min.) 1: Sink current=Level 2 (Max.) Bit 3 PBNS3: PB3 sink current selection (NMOS adjust) 0: Sink current=Level 1 (Min.) 1: Sink current=Level 2 (Max.) Bit 2 PBNS2: PB2 sink current selection (NMOS adjust) 0: Sink current=Level 1 (Min.) 1: Sink current=Level 2 (Max.) Bit 1 PBNS1: PB1 sink current selection (NMOS adjust) 0: Sink current=Level 1 (Min.) 1: Sink current=Level 2 (Max.) Bit 0 PBNS0: PB0 sink current selection (NMOS adjust) 0: Sink current=Level 1 (Min.) 1: Sink current=Level 2 (Max.)

## • PDNS Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	PDNS1	PDNS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

POR	0	0	0	0	0
Bit 7	PDNS7:	PD7 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 6	PDNS6:	PD6 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 5	PDNS5:	PD5 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 4	PDNS4:	PD4 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 3	PDNS3:	PD3 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 2	PDNS2:	PD2 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 1	PDNS1:	PD1 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	ı.)	
	1: Sink	current=L	evel 2 (Max	x.)	
Bit 0	PDNS0:	PD0 sink c	urrent selec	ction (NMC	S adjust)
	0: Sink	current=L	evel 1 (Mir	n.)	

1: Sink current=Level 2 (Max.)

Rev. 1.10 68 August 23, 2024



#### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The devices include a Port "x" Output Function Selection register"n", labeled as PxSn, and Input Function Selection register, labeled as iFSn, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for the digital input pin CTCKn, PTCK, PTPI and INTn, etc, which shares the same pin-shared control configuration with its corresponding general purpose I/O function when setting the relevant pin-shared control bit. To select this pin function, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, it must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00		
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10		
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00		
PBS1	_	_	_	_	PBS13	PBS12	PBS11	PBS10		
IFS0	CTCK3PS1	CTCK3PS0	CTCK2PS1	CTCK2PS0	CTCK1PS1	CTCK1PS0	CTCK0PS1	CTCK0PS0		
IFS1	_	SCLPS1	SCLPS0	SDAPS1	SDAPS0	INT0PS2	INT0PS1	INT0PS0		

"—": Unimplemented, read as "0"

### Pin-shared Function Selection Register List - BS24B04CA

			<del> </del>	<del> </del>	<del> </del>				
Register	Bit								
Name	7	6	5	4	3	2	1	0	
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00	
PAS1	PAS17	PAS16	_	_	_	_	PAS11	PAS10	
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00	
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00	
PDS1	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10	
IFS0	_	_	_	_	INT0PS1	INT0PS0	SCLPS	SDAPS	

"—": Unimplemented, read as "0"

Pin-shared Function Selection Register List - BS24C08CA



### • PAS0 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PAS07~PAS06:** PA3 pin-shared function selection

00: PA3/CTCK2

01: CTP2B

10: KEY3

11: AN2

Bit 5~4 PAS05~PAS04: PA2 pin-shared function selection

00: PA2/CTCK3

01: CTP3

10: SDA

11: AN7

Bit 3~2 **PAS03~PAS02:** PA1 pin-shared function selection

00: PA1/CTCK1

01: CTP1B

10: KEY2

11: AN1

Bit 1~0 **PAS01~PAS00:** PA0 pin-shared function selection

00: PA0/CTCK2/INT0

01: CTP2

10: SCL

11: AN6

### PAS0 Register – BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 pin-shared function selection

00: <u>PA3/PTCK</u>

01: <u>SCS</u>

10: CTP1

11: CTP0B

Bit 5~4 **PAS05~PAS04:** PA2 pin-shared function selection

00: PA2

01: SCK/SCL

10: CTP2

11: PA2

Bit 3~2 **PAS03~PAS02:** PA1 pin-shared function selection

00: PA1

01: SDO

10: PTP

11: CTP0

Bit 1~0 PAS01~PAS00: PA0 pin-shared function selection

00: PA0/INT1

01: SDI/SDA

10: CTP1

11: PA0/INT1



### • PAS1 Register- BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 pin-shared function selection

00: PA7/CTCK0/VPP/RES/INT0

01: CTP0 10: CTP0B

11: SCL

Bit 5~4 PAS15~PAS14: PA6 pin-shared function selection

00: PA6/CTCK1/INT0

01: CTP1 10: VREFI 11: AN5

Bit 3~2 **PAS13~PAS12:** PA5 pin-shared function selection

00: PA5/CTCK0 01: CTP0B 10: KEY1 11: AN0

Bit 1~0 PAS11~PAS10: PA4 pin-shared function selection

00: PA4/CTCK3 01: CTP3B 10: KEY4 11: AN3

## • PAS1 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	_	_	_	_	PAS11	PAS10
R/W	R/W	R/W	_	_	_	_	R/W	R/W
POR	0	0	_	_	_	_	0	0

Bit 7~6 PAS17~PAS16: PA7 pin-shared function selection

00: PA7/VPP/RES 01: SCK/SCL 10: PTPB 11: CTP2B

Bit 5~2 Unimplemented, read as "0"

Bit 1~0 PAS11~PAS10: PA4 pin-shared function selection

00: PA4/PTPI/INT0 01: SDI/SDA 10: CTP2 11: CTP1B

## • PBS0 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS07~PBS06:** PB3 pin-shared function selection

00: PB3/CTCK3 01: CTP3 10: CTP2B 11: SDA



Bit 5~4 **PBS05~PBS04:** PB2 pin-shared function selection

00: PB2/CTCK1

01: CTP0

10: CTP1B

11: SCL

Bit 3~2 **PBS03~PBS02:** PB1 pin-shared function selection

00: PB1/CTCK2

01: CTP2

10: CTP2B

11: SDA

Bit 1~0 **PBS01~PBS00:** PB0 pin-shared function selection

00: PB0/CTCK3

01: CTP3

10: CTP3B

11: VREF

## • PBS0 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PBS07:** PB7 Pin-Shared function selection

0: PB7

1: KEY8

Bit 6 **PBS06:** PB6 Pin-Shared function selection

0: PB6

1: KEY7

Bit 5 **PBS05:** PB5 Pin-Shared function selection

0: PB5

1: KEY6

Bit 4 **PBS04:** PB4 Pin-Shared function selection

0: PB4

1: KEY5

Bit 3 **PBS03:** PB3 Pin-Shared function selection

0: PB3

1: KEY4

Bit 2 **PBS02:** PB2 Pin-Shared function selection

0: PB2

1: KEY3

Bit 1 **PBS01:** PB1 Pin-Shared function selection

0: PB1

1: KEY2

Bit 0 **PBS00:** PB0 Pin-Shared function selection

0: PB0 1: KEY1

### PBS1 Register – BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PBS13	PBS12	PBS11	PBS10
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"



Bit 3~2 **PBS13~PBS12:** PB5 pin-shared function selection

00: PB5/CTCK0/INT0

01: CTP1

10: SCL

11: AN4

Bit 1~0 **PBS11~PBS10:** PB4 pin-shared function selection

00: PB4/CTCK2/INT0

01: CTP2 10: CTP3B

11: SDA

# • PDS0 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PDS07~PDS06:** PD3 pin-shared function selection

00: PD3

01: AN3

10: CTP1

11: CTP0B

Bit 5~4 PDS05~PDS04: PD2 pin-shared function selection

00: PD2

01: AN2

10: CTP2

11: CTP1B

Bit 3~2 **PDS03~PDS02:** PD1 pin-shared function selection

00: PD1/INT0

01: AN1

10: VREFI

11: CTP1

Bit 1~0 **PDS01~PDS00:** PD0 pin-shared function selection

00: PD0

01: AN0

10: VREF

11: CTP0

# • PDS1 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PDS17~PDS16:** PD7 pin-shared function selection

00: PD7/CTCK0/INT0

01: AN7

10: CTP0

11: CTP2

Bit 5~4 PDS15~PDS14: PD6 pin-shared function selection

00: PD6/CTCK1

01: AN6

10: PTPB

11: CTP1



Bit 3~2 **PDS13~PDS12:** PD5 pin-shared function selection

00: PD5/CTCK2/INT0

01: AN5

10: PTP

11: CTP0

Bit 1~0 **PDS11~PDS10:** PD4 pin-shared function selection

00: PD4

01: AN4

10: CTP0

11: CTP2B

# • IFS0 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	CTCK3PS1	CTCK3PS0	CTCK2PS1	CTCK2PS0	CTCK1PS1	CTCK1PS0	CTCK0PS1	CTCK0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTCK3PS1~CTCK3PS0: CTCK3 input source pin selection

00: PA2

01: PA4

10: PB0

11: PB3

Bit 5~4 CTCK2PS1~CTCK2PS0: CTCK2 input source pin selection

00: PA0

01: PA3

10: PB1

11: PB4

Bit 3~2 CTCK1PS1~CTCK1PS0: CTCK1 input source pin selection

00: PA6

01: PA1

10: PB2

11: PA6

Bit 1~0 CTCK0PS1~CTCK0PS0: CTCK0 input source pin selection

00: PA7

01: PA5

10: PB5

11: PA7

# • IFS0 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT0PS1	INT0PS0	SCLPS	SDAPS
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **INTOPS1~INTOPS0:** INTO input source pin selection

00: PA4

01: PD1

10: PD5

11: PD7

Bit 1 SCLPS: SCK/SCL input source pin selection

0: PA2

1: PA7

Bit 0 SDAPS: SDI/SDA input source pin selection

0: PA0

1: PA4

Rev. 1.10 74 August 23, 2024



### • IFS1 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	SCLPS1	SCLPS0	SDAPS1	SDAPS0	INT0PS2	INT0PS1	INT0PS0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~5 SCLPS1~SCLPS0: SCL input source pin selection

00: PA0 01: PB2 10: PA7 11: PB5

Bit 4~3 **SDAPS1~SDAPS0:** SDA input source pin selection


00: PA2 01: PB1 10: PB3 11: PB4

Bit 2~0 INT0PS2~INT0PS0: INT0 input source pin selection

000: PA0 001: PA6 010: PB4 011: PB5 100: PA7 101: PA0 110: PA0 111: PA0

# I/O Pin Structure

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure



### **READ PORT Function**

The READ PORT function is used to manage the reading of the output data from the data latch or I/O pin, which is specially designed for the IEC 60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov acc, Px" is executed where the "x" stands for the corresponding I/O port name.

Note that the READ PORT mode can only control the input path and will not affect the pin-shared function assignment and the current MCU operation. However, when the IECC register content is set to any other values rather than "11001010", the IECM internal signal will be cleared to 0 to disable the READ PORT function, and the reading path will be from the data latch. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function.

### • IECC Register

Bit	7	6	5	4	3	2	1	0
Name	IECS7	IECS6	IECS5	IECS4	IECS3	IECS2	IECS1	IECS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **IECS7~IECS0:** READ PORT function enable control bit 7 ~bit 0 11001010: IECM=1 – READ PORT function is enabled Others: IECM=0 – READ PORT function is disabled

READ PORT Function	Disa	bled	Enabled		
Port Control Register Bit – PxC.n	1	0	1	0	
I/O Function	Pin value				
Digital Input Function	Pin value				
Digital Output Function (except I <sup>2</sup> C, SIM)	0	Data latch			
I <sup>2</sup> C: SDA,SCL SIM: SCK/SCL, SDI/SDA	Pin value	value	Pin value		
Analog Function	0				
RES	0				


Note: The value in the above table is the content of the ACC register after "mov a, Px" instruction is executed where "x" means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN7~AN0, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.

Note that the A/D converter reference voltage should be equal to the I/O power supply voltage when examining the A/D path using the READ PORT function.

Rev. 1.10 76 August 23, 2024





A/D Channel Input Path Internally Connection

## **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device are in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

Rev. 1.10 77 August 23, 2024



# **Timer Modules - TM**

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the devices include several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two interrupts. The addition of input and output pins for TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic TM sections.

#### Introduction

The devices contain several TM units and each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic Type TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	СТМ	PTM
Timer/Counter	√	√
Input Capture	_	√
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	_	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

**TM Function Summary** 

Part No.	СТМ	PTM
BS24B04CA	CTM0~3	_
BS24C08CA	CTM0~2	PTM

## **TM Operation**

The TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparator. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

#### TM Clock Source

The clock source which drives the main counter in the each TM can originate from various sources. The selection of the required clock source is implemented using the xTnCK2~xTnCK0 bits in the xTMn control registers, where "x" stands for C or P type TM and "n" stands for the specific TM serial number. For the PTM there is no serial number "n" in the relevant pins, registers and control bits since there is only one PTM in the BS24C08CA device. The clock source can be a ratio of the

Rev. 1.10 78 August 23, 2024



system clock  $f_{SYS}$  or the internal high clock  $f_H$ , the  $f_{SUB}$  clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

## **TM Interrupts**

The Compact or Periodic type TM each has two internal interrupt, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

### **TM External Pins**

Each of the TMs, irrespective of what type, has one input pin with the label xTCKn while the Periodic type TM has another input pin with the label PTPI. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The PTCK pin is also used as the external trigger input pin in single pulse output mode for the PTM.


For PTM, another input pin, PTPI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the PTIO1~PTIO0 bits in the PTMC1 register respectively. There is another capture input, PTCK, for PTM capture input mode, which can be used as the external trigger input source except the PTPI pin.

The TMs each has two output pins with the label xTPn and xTPnB. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The xTPnB is the inverted signal of the xTPn output. The external output pins are also the pins where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output function must first be setup using relevant pin-shared function selection registers. The details of the pin-shared function selection are described in the pin-shared function section.

Part No.	C	ГМ	PTM		
Part No.	Input	Output	Input	Output	
BS24B04CA	CTCK0 CTCK1 CTCK2 CTCK3	CTP0, CTP0B, CTP1, CTP1B CTP2, CTP2B CTP3, CTP3B	_	_	
BS24C08CA	CTCK0 CTCK1 CTCK2	CTP0, CTP0B, CTP1, CTP1B CTP2, CTP2B	PTCK, PTPI	РТР,РТРВ	


**TM External Pins** 



CTMn Function Pin Block Diagram (n=0~3 for BS24B04CA, n=0~2 for BS24C08CA)

Rev. 1.10 79 August 23, 2024






**PTM Function Pin Block Diagram** 

# **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP register, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMnAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMAL or PTMRPL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMAH or PTMRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers, CCRA or CCRP
  - Step 1. Read data from the High Byte xTMDH, xTMAH or PTMRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.


Rev. 1.10 80 August 23, 2024



- Step 2. Read data from the Low Byte xTMDL, xTMAL or PTMRPL
  - This step reads data from the 8-bit buffer.

# Compact Type TM - CTM

The Compact Type TM contains three operating modes, which are Compare Match Output, Timer Counter and PWM Output modes. The Compact Type TM can also be controlled with an external input pin and can drive two external output pins.



Note: 1. The CTMn external pins are pin-shared with other functions, therefore before using the CTMn function, ensure that the pin-shared function registers have been set properly to enable the CTMn pin function. The CTCKn pins, if used, must also be set as an input by setting the corresponding bits in the port control register.

- 2. The CTPnB is the inverted signal of the CTPn.
- 3. n=0~3 for BS24B04CA, n=0~2 for BS24C08CA.

### 10-bit Compact Type TM Block Diagram

### **Compact Type TM Operation**

The size of Compact TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTMn interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

### **Compact Type TM Register Description**

Overall operation of the Compact Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the CCRP bits.



Register	Bit									
Name	7	6	5	4	3	2	1	0		
CTMnC0	CTPnAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0		
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR		
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0		
CTMnDH	_	_	_	_	_	_	D9	D8		
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0		
CTMnAH	_	_	_	_	_	_	D9	D8		

"-": Unimplemented, read as "0"

10-bit Compact Type TM Register List (n=0~3 for BS24B04CA, n=0~2 for BS24C08CA)

## CTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTnPAU: CTMn counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

# Bit 6~4 CTnCK2~CTnCK0: CTMn counter clock selection

000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>

110: CTCKn rising edge clock111: CTCKn falling edge clock

These three bits are used to select the clock source for the CTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

### Bit 3 CTnON: CTMn counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the CTMn. Setting the bit high enables the counter to run while clearing the bit disables the CTMn. Clearing this bit to zero will stop the counter from counting and turn off the CTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTMn is in the Compare Match Output Mode or the PWM Output Mode then the CTMn output pin will be reset to its initial condition, as specified by the CTnOC bit, when the CTnON bit changes from low to high.

Rev. 1.10 82 August 23, 2024



# Bit 2~0 CTnRP2~CTnRP0: CTMn CCRP 3-bit register, compared with the CTMn counter

bit 9 ~ bit 7

Comparator P match period=

000: 1024 CTMn clocks 001: 128 CTMn clocks 010: 256 CTMn clocks 011: 384 CTMn clocks 100: 512 CTMn clocks

101: 640 CTMn clocks 110: 768 CTMn clocks 111: 896 CTMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value

## CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### Bit 7~6 CTnM1~CTnM0: CTMn operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTMn. To ensure reliable operation the CTMn should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTMn output pin state is undefined.

# Bit 5~4 CTnIO1~CTnIO0: CTMn external pin function selection

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTMn is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a compare match occurs from the Comparator A. The CTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTMn output pin



should be setup using the CTnOC bit in the CTMnC1 register. Note that the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial value setup using the CTnOC bit otherwise no change will occur on the CTMn output pin when a compare match occurs. After the CTMn output pin changes state, it can be reset to its initial level by changing the level of the CTnON bit from low to high.

In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTnIO1 and CTnIO0 bits only after the CTMn has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when the CTMn is running.

Bit 3 CTnOC: CTMn CTPn output control

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the CTMn output pin. Its operation depends upon whether CTMn is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTnPOL: CTMn CTPn output polarity control

0: Non-inverted 1: Inverted

This bit controls the polarity of the CTPn output pin. When the bit is set high the CTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTMn is in the Timer/Counter Mode.

Bit 1 CTnDPX: CTMn PWM duty/period control

0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTnCCLR: CTMn counter clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the CTMn contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output mode.

### CTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** CTMn Counter Low Byte Register bit 7~bit 0

CTMn 10-bit Counter bit 7 ~ bit 0

Rev. 1.10 84 August 23, 2024



# • CTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8:** CTMn Counter High Byte Register bit 1 ~bit 0

CTMn 10-bit Counter bit  $9 \sim$  bit 8

# • CTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** CTMn CCRA Low Byte Register bit 7 ~bit 0 CTMn 10-bit CCRA bit 7 ~ bit 0

# • CTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8:** CTMn CCRA High Byte Register bit 1 ~bit 0

CTMn 10-bit CCRA bit  $9 \sim bit 8$ 



## **Compact Type TM Operation Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.

### **Compare Match Output Mode**


To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value. However, here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTMn output pin, will change state. The CTMn output pin condition however only changes state when a CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTMn output pin. The way in which the CTMn output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTMn output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTMn output pin, which is setup after the CTnON bit changes from low to high, is setup using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.

Rev. 1.10 86 August 23, 2024






Compare Match Output Mode - CTnCCLR=0

Note: 1. With CTnCCLR=0 a Comparator P match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin is reset to initial state by a CTnON bit rising edge
- 4. n=0~3 for BS24B04CA, n=0~2 for BS24C08CA





Compare Match Output Mode - CTnCCLR=1

Note: 1. With CTnCCLR=1 a Comparator A match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin is reset to its initial state by a CTnON bit rising edge
- 4. A CTMnPF flag is not generated when CTnCCLR=1
- 5. n=0~3 for BS24B04CA, n=0~2 for BS24C08CA

Rev. 1.10 88 August 23, 2024



### **Timer/Counter Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

### **PWM Output Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 10 respectively. The PWM function within the CTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the CTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTMn output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

## • 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=0

CCRP	1~7	0			
Period	CCRP×128	1024			
Duty	CCRA				

If f<sub>SYS</sub>=8MHz, CTMn clock source is f<sub>SYS</sub>/4, CCRP=4 and CCRA=128,

The CTMn PWM output frequency= $(f_{SYS}/4)/(4\times128)=f_{SYS}/2048=4kHz$ , duty=128/(4×128)=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


### • 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=1

CCRP	1~7	0		
Period	CCRA			
Duty	CCRP×128	1024		

The PWM output period is determined by the CCRA register value together with the CTMn clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.10 89 August 23, 2024






PWM Output Mode - CTnDPX=0

Note: 1. Here CTnDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation
- 5. n=0~3 for BS24B04CA, n=0~2 for BS24C08CA

Rev. 1.10 90 August 23, 2024






Note: 1. Here CTnDPX=1 – Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation
- 5. n=0~3 for BS24B04CA, n=0~2 for BS24C08CA



# Periodic Type TM - PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with two external input pins and can drive two external output pins.



Note: 1. The PTM external pins are pin-shared with other functions, therefore before using the PTM function the pin-shared function registers must be set properly to enable the PTM pin function. The PTCK and PTPI pins, if used, must also be set as an input by setting the corresponding bits in the port control register.

2. The PTPB is the inverted signal of the PTP.

### 10-bit Periodic Type TM Block Diagram

# **Periodic Type TM Operation**

The size of Periodic Type TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

# **Periodic Type TM Register Description**

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Rev. 1.10 92 August 23, 2024



Register		Bit									
Name	7	6	5	4	3	2	1	0			
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON	_	_	_			
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR			
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0			
PTMDH	_	_	_	_	_	_	D9	D8			
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0			
PTMAH	_	_	_	_	_	_	D9	D8			
PTMRPL	D7	D6	D5	D4	D3	D2	D1	D0			
PTMRPH	_	_	_	_	_	_	D9	D8			

"--": Unimplemented, read as "0"

#### 10-bit Periodic TM Register List

#### PTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 **PTPAU:** PTM counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

### Bit 6~4 PTCK2~PTCK0: PTM counter clock selection

 $\begin{array}{l} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$ 

110: PTCK rising edge clock111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

#### Bit 3 **PTON:** PTM counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run while clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTM is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



### PTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTM1~PTM0:** PTM operating mode selection

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

### Bit 5~4 **PTIO1~PTIO0:** PTM external pin function selection

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of PTPI or PTCK

01: Input capture at falling edge of PTPI or PTCK

10: Input capture at rising/falling edge of PTPI or PTCK

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the PTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PTM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3 **PTOC:** PTM PTP output control

Compare Match Output Mode

0: Initial low1: Initial high

Rev. 1.10 94 August 23, 2024



PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high.

Bit 2 **PTPOL:** PTM PTP output polarity control

0: Non-inverted1: Inverted

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.

Bit 1 **PTCAPTS:** PTM capture trigger source selection

0: From PTPI pin 1: From PTCK pin

Bit 0 **PTCCLR:** PTM counter clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

### PTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0:** PTM Counter Low Byte Register bit  $7 \sim bit 0$ 

PTM 10-bit Counter bit 7 ~bit 0

## • PTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8:** PTM Counter High Byte Register bit 1 ~bit 0

PTM 10-bit Counter bit 9 ~bit 8



# PTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** PTM CCRA Low Byte Register bit 7 ~bit 0 PTM 10-bit CCRA bit 7 ~bit 0

# • PTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim0$  **D9\simD8:** PTM CCRA High Byte Register bit  $1\sim$ bit 0

PTM 10-bit CCRA bit 9 ~bit 8

# • PTMRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** PTM CCRP Low Byte Register bit 7 ~bit 0 PTM 10-bit CCRP bit 7 ~bit 0

# • PTMRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8:** PTM CCRP High Byte Register bit 1 ~bit 0

PTM 10-bit CCRP bit 9 ~bit 8

Rev. 1.10 96 August 23, 2024



## **Periodic Type TM Operation Modes**

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

### **Compare Match Output Mode**


To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.






Compare Match Output Mode - PTCCLR=0

Note: 1. With PTCCLR=0, a Comparator P match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge

Rev. 1.10 98 August 23, 2024





Compare Match Output Mode - PTCCLR=1

Note: 1. With PTCCLR=1, a Comparator A match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge
- 4. A PTMPF flag is not generated when PTCCLR=1



### **Timer/Counter Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

### **PWM Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 10 respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, the CCRP register is used to clear the internal counter and thus control the PWM waveform frequency, while the CCRA register is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

## • 10-bit PTM, PWM Output Mode, Edge-aligned Mode

CCRP	1~1023	0				
Period	1~1023	1024				
Duty	CCRA					


If f<sub>SYS</sub>=8MHz, PTM clock source select f<sub>SYS</sub>/4, CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=2kHz$ , duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.10 100 August 23, 2024





Note: 1. The counter is cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTIO[1:0]=00 or 01
- 4. The PTCCLR bit has no influence on PWM operation




## **Single Pulse Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.

The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.


However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR is not used in this Mode.



Single Pulse Generation

Rev. 1.10 102 August 23, 2024





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the PTCK pin or by setting the PTON bit high
- 4. A PTCK pin active edge will automatically set the PTON bit high
- 5. In the Single Pulse Output Mode, PTIO[1:0] must be set to "11" and cannot be changed



### **Capture Input Mode**


To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPI or PTCK pin, selected by the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPI or PTCK pin the present value in the counter will be latched into the CCRA registers and a PTM interrupt generated. Irrespective of what events occur on the PTPI or PTCK pin the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTPI or PTCK pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPI or PTCK pin, however it must be noted that the counter will continue to run. The PTCCLR, PTOC and PTPOL bits are not used in this Mode.

There are some considerations that should be noted. If PTCK is used as the capture input source, then it cannot be selected as the PTM clock source. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to the CCRA registers by an active capture edge, the PTMAF flag will be set high after 0.5 timer clock periods. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.

Rev. 1.10 104 August 23, 2024





### **Capture Input Mode**

Note: 1. PTM[1:0]=01 and active edge set by the PTIO[1:0] bits

- 2. A PTM Capture input pin active edge transfers the counter value to CCRA
- 3. PTCCLR bit not used
- 4. No output function PTOC and PTPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. The capture input mode cannot be used if the selected PTM counter clock is not available



# **Touch Key Function**

Each device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple

## **Touch Key Structure**

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into 1 or 2 groups, with each group known as a module and having a module number, M0 to M1. Each module is a fully independent set of four Touch Keys and each Touch Key has its own oscillator. Each module contains its own control logic circuits and register set. Examination of the register names will reveal the module number it is referring to.

Part No.	Total Key Number	Touch Key Module		Touch Key	Shared I/O Pin
BS24B04CA	4	Mn (n=0)	M0	KEY1~KEY4	PA1, PA3~PA5
BS24C08CA	0	Mn	M0	KEY1~KEY4	PB0~PB3
D324C06CA	0	(n=0~1)	M1	KEY5~KEY8	PB4~PB7

**Touch Key Structure** 

# **Touch Key Register Definition**

Each touch key module, which contains four touch key functions, has its own suite registers. The following table shows the register set for each touch key module. The Mn within the register name refers to the Touch Key module number. The series of devices has up to two Touch Key Modules dependent upon the selected device.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function Control register 0
TKC1	Touch key function Control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKMn16DL	Touch key module n 16-bit C/F counter low byte
TKMn16DH	Touch key module n 16-bit C/F counter high byte
TKMnROL	Touch key module n reference oscillator capacitor select low byte
TKMnROH	Touch key module n reference oscillator capacitor select high byte
TKMnC0	Touch key module n Control register 0
TKMnC1	Touch key module n Control register 1

Touch Key Function Register Definition (n=0~1)

Register				В	it			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	_	TK16S1	TK16S0
TKC1	_	_	_	_	_	_	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKM0C0	M0MXS1	M0MXS0	M0DFEN	_	M0SOFC	M0SOF2	M0SOF1	M0SOF0
TKM0C1	M0TSS	_	M0R0EN	M0K0EN	M0K4EN	M0K3EN	M0K2EN	M0K1EN
TKM016DL	D7	D6	D5	D4	D3	D2	D1	D0
TKM016DH	D15	D14	D13	D12	D11	D10	D9	D8

Rev. 1.10 106 August 23, 2024



Register	Bit									
Name	7	6	5	4	3	2	1	0		
TKM0ROL	D7	D6	D5	D4	D3	D2	D1	D0		
TKM0ROH	_	_	_	_	_	_	D9	D8		

"—": Unimplemented, read as "0"

# Touch Key Function Register List (BS24B04CA)

Register				В	it			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
TKC1	_	_	_			_	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKM0C0	M0MXS1	M0MXS0	M0DFEN	_	M0SOFC	M0SOF2	M0SOF1	M0SOF0
TKM0C1	M0TSS	_	M0R0EN	M0K0EN	M0K4EN	M0K3EN	M0K2EN	M0K1EN
TKM016DL	D7	D6	D5	D4	D3	D2	D1	D0
TKM016DH	D15	D14	D13	D12	D11	D10	D9	D8
TKM0ROL	D7	D6	D5	D4	D3	D2	D1	D0
TKM0ROH	_	_	_	_	_	_	D9	D8
TKM1C0	M1MXS1	M1MXS0	M1DFEN	_	M1SOFC	M1SOF2	M1SOF1	M1SOF0
TKM1C1	M1TSS	_	M1ROEN	M1K0EN	M1K4EN	M1K3EN	M1K2EN	M1K1EN
TKM116DL	D7	D6	D5	D4	D3	D2	D1	D0
TKM116DH	D15	D14	D13	D12	D11	D10	D9	D8
TKM1ROL	D7	D6	D5	D4	D3	D2	D1	D0
TKM1ROH	_	_		_	_	_	D9	D8

"—": Unimplemented, read as "0"

# Touch Key Function Register List (BS24C08CA)

# • TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** Touch key time slot 8-bit counter preload register

Time slot counter overflow time= $(256 - TKTMR[7:0]) \times 32t_{TSC}$ , where  $t_{TSC}$  is the time slot counter clock period.

# • TKC0 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	TKRCOV	TKST	TKCFOV	TK16OV	_	TK16S1	TK16S0
R/W	_	R/W	R/W	R/W	R/W	_	R/W	R
POR	_	0	0	0	0	_	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit can be accessed by application program. When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag



will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the module 0 time slot counter, overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Bit 5 TKST: Touch key detection Start control

0: Stopped or no operation

0→1: Start detection

In all modules the touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 **TKCFOV:** Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.

Bit 3 **TK16OV:** Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.

Bit 2 Unimplemented, read as "0"

Bit 1~0 TK16S1~TK16S0: Touch key function 16-bit counter clock source select

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/2 10: f<sub>SYS</sub>/4 11: f<sub>SYS</sub>/8

### • TKC0 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit can be accessed by application program. When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the module 0 or all module time slot counter, selected by the TSCS bit, overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Rev. 1.10 108 August 23, 2024



Bit 5 TKST: Touch key detection Start control

0: Stopped or no operation

0→1: Start detection

In all modules the touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 TKCFOV: Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.

Bit 3 **TK16OV:** Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.

Bit 2 TSCS: Touch key time slot counter select

0: Each module use own time slot counter

1: All touch key module use module 0 time slot counter

Bit 1~0 **TK16S1~TK16S0:** Touch key function 16-bit counter clock source select

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/2 10: f<sub>SYS</sub>/4 11: f<sub>SYS</sub>/8

#### TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TKFS1	TKFS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TKFS1~TKFS0: Touch Key oscillator and Reference oscillator frequency select

00: 1MHz 01: 3MHz 10: 7MHz 11: 11MHz

#### • TK16DH/TK16DL - Touch Key Function 16-bit Counter Register Pair

Register	ster TK16DH							TK16DL								
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is set low.



#### • TKMn16DH/TKMn16DL - Touch Key Module n 16-bit C/F Counter Register Pair

Register	TKMn16DH							TKMn16DL								
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is set low.

# • TKMnROH/TKMnROL – Touch Key Module n Reference Oscillator Capacitor Select Register Pair

Regis- ter	TKMnROH						TKMnROL									
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_			_	_	_	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n reference oscillator capacitor value.

The reference oscillator internal capacitor value=(TKMnRO[9:0]×50pF)/1024

#### • TKMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	MnMXS1	MnMXS0	MnDFEN	_	MnSOFC	MnSOF2	MnSOF1	MnSOF0
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	0	0	0	_	0	0	0	0

Bit 7~6 MnMXS1~MnMXS0: Multiplexer Key Select

Bit	Touch Key Module Number					
MnMXS[1:0]	MO	M1				
00	KEY1	KEY5				
01	KEY2	KEY6				
10	KEY3	KEY7				
11	KEY4	KEY8				
BS24B04CA	√	_				
BS24C08CA	V	V				

Bit 5 MnDFEN: Touch key module n multi-frequency control

0: Disable

1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 Unimplemented, read as "0"

Bit 3 MnSOFC: Touch key module n C-to-F oscillator frequency hopping function control select

0: Controlled by the MnSOF2~MnSOF0

1: Controlled by hardware circuit

This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the MnSOF2~MnSOF0 bits value.

Rev. 1.10 August 23, 2024



Bit 2~0 **MnSOF2~MnSOF0:** Touch key module n Reference and Key oscillators hopping frequency select (MnSOFC=0)

000: 1.020MHz 001: 1.040MHz 010: 1.059MHz 011: 1.074MHz 100: 1.085MHz 101: 1.099MHz 110: 1.111MHz 111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the MnSOFC bit is cleared to 0. The frequency mentioned here will be changed when the external or internal capacitor is with different values. If the touch key operates at 1MHz frequency, users can adjust the frequency in scale when any other frequency is selected.

# • TKMnC1 Register

Bit		7	6	5	4	3	2	1	0
Nam	е	MnTSS	_	MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2EN	MnK1EN
R/W	/	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POF	3	0		0	0	0	0	0	0

Bit 7 MnTSS: Touch key module n time slot counter clock source select

0: Touch key module n reference oscillator

1: f<sub>SYS</sub>/4

Bit 6 Unimplemented, read as "0"

Bit 5 MnROEN: Touch key module n Reference oscillator enable control

0: Disable 1: Enable

Bit 4 MnKOEN: Touch key module n Key oscillator enable control

0: Disable 1: Enable

Bit 3 MnK4EN: Touch key module n Key 4 enable control

MnK4EN	Touch Key M	odule n – Mn
WITIN4EN	MO	M1
0: Disable	I/O or other	r functions
1: Enable	KEY4	KEY8
BS24B04CA	√	_
BS24C08CA	√	√

Bit 2 MnK3EN: Touch key module n Key 3 enable control

MnK3EN	Touch Key M	odule n – Mn			
MILIVOEN	MO	M1			
0: Disable	I/O or other functions				
1: Enable	KEY3	KEY7			
BS24B04CA	√	_			
BS24C08CA	V	V			

Bit 1 MnK2IO: Touch key module n Key 2 enable control

MnK2IO	Touch Key Module n – Mn					
WITIKZIO	MO	M1				
0: Disable	I/O or othe	r functions				
1: Enable	KEY2	KEY6				




MnK2IO	Touch Key Module n – Mn					
WITKZIO	MO	M1				
BS24B04CA	√	_				
BS24C08CA	√	√				

Bit 0 MnK1EN: Touch key module n Key 1 enable control

MnK1EN	Touch Key Module n – Mn					
WITIKTEN	MO	M1				
0: Disable	I/O or other functions					
1: Enable	KEY1	KEY5				
BS24B04CA	√	_				
BS24C08CA	V	V				

# **Touch Key Operation**

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



**Touch Key Scan Mode Timing Diagram** 

Each touch key module contains four touch key inputs which are shared with logical I/O pins, and the desired function is selected using register bits. Each touch key has its own independent sense oscillator. Therefore, there are four sense oscillators within each touch key module.

During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval a Touch Key interrupt signal will be generated.

Using the TSCS bit in the TKC0 register can select the module 0 time slot counter as the time slot counter for all modules. All modules use the same started signal, TKST, in the TKC0 register. The

Rev. 1.10 112 August 23, 2024



touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in all modules will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in all modules will be automatically stopped and the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or f<sub>SYS</sub>/4 which is selected using the MnTSS bit in the TKMnC1 register. The reference oscillator and key oscillator will be enabled by setting the MnROEN bit and MnKOEN bits in the TKMnC1 register.

When the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

Each touch key module consists of four touch keys, KEY1~KEY4 are contained in module 0, KEY5~KEY8 are contained in module 1. Each touch key module has an identical structure.

# **Touch Key Interrupt**

The touch key only has single interrupt, when the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in all modules will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

# **Programming Considerations**

After the relevant registers are setup, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program. The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.

Rev. 1.10 113 August 23, 2024



# **Analog to Digital Converter**


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Converter Overview

The devices contain a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the internal reference voltage, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS and SACS bit fields. Note that when the internal analog signal is selected to be converted using the SAINS field, the external channel analog input will automatically be switched off. More detailed information about the A/D input signal selection will be described in the "A/D Converter Input Signals" section.

External Input Channels	Internal Signal	A/D Channel Select
8: AN0~AN7	$V_{DD}$ , $V_{DD}/2$ , $V_{DD}/4$ ,	SAINS3~SAINS0
o. AINU~AIN/	V <sub>VR</sub> , V <sub>VR</sub> /2, V <sub>VR</sub> /4, AV <sub>SS</sub>	SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter together with its associated registers.



#### A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the A/D Converter data 12-bit value. Three registers, SADC0, SADC1 and SADC2, are the control registers which setup the operating conditions and control function of the A/D converter. The VBGRC register contains the VBGREN bit to control the bandgap reference voltage.

Rev. 1.10 114 August 23, 2024



Register				Bi	t			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC	_	_	_	_	_	_	_	VBGREN

"-": Unimplemented, read as "0"

A/D Converter Register List

## A/D Converter Data Registers - SADOL, SADOH

As the devices contain an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADCO register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. The A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS SADOH						SADOL										
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	_	_	_	_
1	_	_	_	_	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

#### A/D Converter Control Registers - SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the devices contain only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register and the SACS3~SACS0 bits in the SADC0 register are used to determine which analog signal derived from the external or internal signals will be connected to the A/D converter. The A/D converter also contains a programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.10 115 August 23, 2024



#### SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start A/D conversion

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set high to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to zero after the A/D conversion is complete.

Bit5 ADCEN: A/D Converter function enable control

0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set one to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the devices power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair, SADOH and SADOL, will be unchanged.

Bit4 ADRFS: A/D Converter data format control

0: ADC output data format → SADOH=D[11:4]; SADOL=D[3:0] 1: ADC output data format → SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.

Bit3~0 SACS3~SACS0: A/D converter external analog channel input selection

0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7

1000~1111: Undefined, input floating

# SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
R/W	R/W	R	R/W	R/W	_	R/W	R/W	R/W
POR	0	0	0	0	_	0	0	0

#### Bit 7~4 SAINS3~SAINS0: A/D converter input signal selection

0000: External source - External analog channel intput, ANn

0001: Internal source – Internal signal derived from  $AV_{DD}$ 

0010: Internal source – Internal signal derived from AV<sub>DD</sub>/2

0011: Internal source – Internal signal derived from  $AV_{DD}/4$ 

0100: External source – External analog channel intput, ANn

0101: Internal source – Internal A/D converter PGA output voltage  $V_{VR}$ 

0110: Internal source – Internal A/D converter PGA output voltage  $V_{\text{VR}}/2$ 

0111: Internal source – Internal A/D converter PGA output voltage  $V_{VR}/4$ 

Rev. 1.10 116 August 23, 2024



10xx: Internal source – Connected to ground,  $V_{SS}$ 

11xx: External source - External analog channel intput, ANn

When the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

Bit 3 Unimplemented, read as "0"

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: fsys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64 111: fsys/128

#### SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

#### Bit 7 ADPGAEN: A/D converter PGA enable/disable control

0: Disable

1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS:** PGA input voltage selection

0: From VREFI pin

1: From internal reference voltage V<sub>BGREF</sub>

When the internal independent reference voltage  $V_{BGREF}$  is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. In addition, the internal bandgap reference  $V_{BGREF}$  should be enabled by setting the  $V_{BGREN}$  bit in the VBGRC register to "1".

# Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: Positive power supply,  $AV_{\text{DD}}$ 

01: External VREF pin

1x: Internal PGA output voltage, V<sub>R</sub>

These bits are used to select the A/D converter reference voltage source. When the internal reference voltage source is selected, the reference voltage derived from the external VREF pin will automatically be switched off.

# Bit 1~0 PGAGS1~PGAGS0: PGA gain selection

00: Gain=1

01: Gain=1.667 -  $V_{VR}$ =2V as  $V_{RI}$ =1.2V

10: Gain=2.5 –  $V_{VR}$ =3V as  $V_{RI}$ =1.2V

11: Gain= $3.333 - V_{VR}$ =4V as  $V_{RI}$ =1.2V

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.



#### Bandgap Referenc Voltage Control Register - VBGRC

A high performance bandgap voltage reference is included in the devices. It has an accurate voltage reference output,  $V_{\text{BGREF}}$ , when input supply voltage changes or temperature variates. The VBGRC register is used to control the bandgap reference voltage circuit enable or disable.

# VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	VBGREN
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap reference voltage control

0: Disable 1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the  $V_{BGREF}$  voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate. When this bit is cleared to 0, the Bandgap voltage output  $V_{BGREF}$  is in a low state.

# A/D Converter Reference Voltage

The actual reference voltage supply to the A/D Converter can be supplied from the internal A/D converter power,  $AV_{DD}$ , an external reference source supplied on pin VREF or an internal reference source derived from the PGA output  $V_{VR}$ . The desired selection is made using the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage  $V_{VR}$  is an amplified output signal through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage,  $V_{BGREF}$ , selected by the PGAIS bit in the SADC2 register. The internal Bandgap reference circuit should first be enabled before the  $V_{BGREF}$  is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

As the VREFI and VREF pins both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware.

Note that the analog input values must not be allowed to exceed the value of the selected reference voltage.

SAVRS[1:0]	Reference Source	Description
00	AV <sub>DD</sub>	Internal A/D converter power supply
01	VREF Pin	External A/D converter reference pin
10 or 11	V <sub>VR</sub>	Internal A/D converter PGA output voltage

A/D Converter Reference Voltage Selection

# A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the PxS1 and PxS0 registers, determine

Rev. 1.10 118 August 23, 2024



whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog channel input, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function selection bits enable an A/D input, the status of the port control register will be overridden.

As the devices contain only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS3~SAINS0 bits are set to "0000", "0100", or "1100~1111", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

When the SAINS3~SAINS0 bits is set to the value of "0001~0011", "0101~0111", the internal analog signal will be selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS3~SACS0 bit values. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[3:0]	SACS[3:0]	Input Signals	Description				
0000, 0100,	0000~0111	AN0~AN7	External channel analog input ANn				
1100~1111	1000~1111	_	Floating				
0001	XXXX	AV <sub>DD</sub>	Internal A/D converter power supply voltage AV <sub>DD</sub>				
0010	xxxx	AV <sub>DD</sub> /2	Internal A/D converter power supply voltage AV <sub>DD</sub> /2				
0011	xxxx	AV <sub>DD</sub> /4	Internal A/D converter power supply voltage AV <sub>DD</sub> /4				
0101	xxxx	V <sub>VR</sub>	Internal A/D converter PGA output V <sub>VR</sub>				
0110	xxxx	V <sub>VR</sub> /2	Internal A/D converter PGA output V <sub>VR</sub> /2				
0111	XXXX	V <sub>VR</sub> /4	Internal A/D converter PGA output V <sub>VR</sub> /4				
10xx	xxxx	AVss	Connected to ground				

A/D Converter Input Signal Selection

#### A/D Conversion Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the associated interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle. The clock source for the A/D converter, which originates from the system clock  $f_{\rm SYS}$ , can be chosen to be either  $f_{\rm SYS}$  or a subdivided version of  $f_{\rm SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock  $f_{\rm SYS}$  and

Rev. 1.10 119 August 23, 2024



by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t<sub>ADCK</sub>, for different situations is specified in the "A/D Converter Electrical Characteristics", care must be taken for system clock frequencies. For example, when the t<sub>ADCK</sub> is from 0.5μs to 10μs at 2.0V≤V<sub>DD</sub>≤5.5V, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, special care must be taken to values marked with an asterisk \*, as these values may be beyond the specified A/D Clock Period range.

				A/D Clock P	eriod (tadck)			
f <sub>SYS</sub>	SACKS[2:0] =000 (f <sub>SYS</sub> )	SACKS[2:0] =001 (f <sub>SYS</sub> /2)	SACKS[2:0] =010 (f <sub>SYS</sub> /4)	SACKS[2:0] =011 (fsys/8)	SACKS[2:0] =100 (f <sub>sys</sub> /16)	SACKS[2:0] =101 (f <sub>sys</sub> /32)	SACKS[2:0] =110 (f <sub>sys</sub> /64)	SACKS[2:0] =111 (f <sub>SYS</sub> /128)
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *
12MHz	83ns *	167ns *	333ns *	667ns *	1.33µs	2.67µs	5.33µs	10.67µs *
16MHz	62.5ns *	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs

A/D Clock Period Examples @ 2.0V≤VDD≤5.5V

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

# **Conversion Rate and Timing Diagram**


A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an analog signal A/D conversion which is defined as  $t_{ADC}$  are necessary.

Maximum single A/D conversion rate=1/(A/D clock period×16)

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t<sub>ADCK</sub> where t<sub>ADCK</sub> is equal to the A/D clock period.

Rev. 1.10 120 August 23, 2024





A/D Conversion Timing - External Channel Input

# **Summary of A/D Conversion Steps**

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SACS3~SACS0 and SAINS3~SAINS0 bits

Selecting the external channel input to be converted, go to Step 4.

Selecting the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS3~SAINS0 bits, the corresponding pin should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bits. After this step, go to Step 6.

• Step 5

If the value of SAINS3 to SAINS0 is " $0001\sim0011$ " or " $0101\sim1011$ ", the internal analog signal is selected, the external channel analog input is automatically disconnected. After this step, go to Step 6.

• Step 6

Select the A/D converter output data format by configuring the ADRFS bit.

• Step 7

Select the A/D converter reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.

Select the PGA input signal and the desired PGA gain if the PGA output voltage, VR, is selected as the A/D converter reference voltage.



• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialised by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

## **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/O pins, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

#### A/D Transfer Function

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of reference voltage value divided by 4096.

The A/D Converter input voltage value can be calculated using the following equation:


A/D input voltage=A/D output digital value×V<sub>REF</sub>/4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level.

Note that here the  $V_{\text{REF}}$  voltage is the actual A/D converter reference voltage determined by the SAVRS1~SAVRS0 bits.

Rev. 1.10 122 August 23, 2024





# A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

## Example: using an ADBZ polling method to detect the end of conversion fot the BS24C08CA

```
clr ADE
                     ; disable ADC interrupt
                     ; select f_{\text{SYS}}/8 as A/D clock and A/D input
mov a,03H
mov SADC1, a
                    ; signal comes from external channel
mov a,00H
                     ; select AV_{DD} as the A/D reference voltage source
mov SADC2,a
mov a,01H
                     ; setup PDS0 to configure pin AN0
mov PDS0,a
mov a,20H
                     ; enable A/D converter and select ANO as
mov SADCO, a
                     ; the A/D external channel input
start conversion:
clr START
                     ; high pulse on start bit to initiate conversion
set START
                    ; reset A/D
clr START
                     ; start A/D
polling_EOC:
sz ADBZ
                     ; poll the SADCO register ADBZ bit to detect end of A/D
                     ; conversion
jmp polling_EOC
                     ; continue polling
mov a, SADOL
                     ; read low byte conversion result value
mov SADOL buffer, a
                    ; save result to user defined register
mov a, SADOH
                    ; read high byte conversion result value
mov SADOH buffer,a
                    ; save result to user defined register
jmp start conversion ; start next A/D conversion
```



# Example: using the interrupt method to detect the end of conversion fot the BS24C08CA


```
clr ADE
                      ; disable ADC interrupt
                    ; select f_{\text{SYS}}/8 as A/D clock and A/D input ; signal comes from external channel
mov a,03H
mov SADC1,a
mov a,00H
                      ; select AV_{\text{DD}} as the A/D reference voltage source
mov SADC2,a
                      ; setup PDS0 to configure pin AN0
mov a,01H
mov PDS0,a
mov a,20H
mov SADCO,a
                     ; enable A/D converter and select ANO as
                     ; the A/D external channel input
start conversion:
                  ; high pulse on START bit to initiate conversion
clr START
set START
                     ; reset A/D
clr START
                     ; start A/D
                     ; clear ADC interrupt request flag
set ADE
                     ; enable ADC interrupt
set EMI
                      ; enable global interrupt
ADC_ISR: ; ADC interrupt service routine mov acc_stack,a ; save ACC to user defined memory
mov a, STATUS
mov status stack,a ; save STATUS to user defined memory
mov a,SADOL
                     ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status_stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```

Rev. 1.10 124 August 23, 2024



# I<sup>2</sup>C Interface - For BS24B04CA only

The 1<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two-line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I<sup>2</sup>C Master/Slave Bus Connection

# I<sup>2</sup>C Interface Operation


The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data. However, it is the master device that has overall control of the bus. For this device, which only operate in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if the I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register. It is suggested that the devices should not enter the IDLE/SLEEP mode during the I<sup>2</sup>C communication.



Rev. 1.10 125 August 23, 2024





I<sup>2</sup>C Interface Operation

The IICDEB1 and IICDEB0 bits determine the debounce time of the  $I^2C$  interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required  $I^2C$  data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the  $I^2C$  debounce time. For either the  $I^2C$  Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	f <sub>SYS</sub> >2MHz	f <sub>SYS</sub> >4MHz
2 system clock debounce	f <sub>SYS</sub> >4MHz	f <sub>SYS</sub> >8MHz
4 system clock debounce	f <sub>SYS</sub> >4MHz	f <sub>sys</sub> >8MHz

 $I^2C$  Minimum  $f_{\text{SYS}}$  Frequency Requirements

# I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, IICC0, IICC1 and IICTOC, one address register IICA and one data register, IICD.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
IICC0	_	_	_	_	IICDEB1	IICDEB0	IICEN	_				
IICC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK				
IICD	D7	D6	D5	D4	D3	D2	D1	D0				
IICA	A6	A5	A4	A3	A2	A1	A0	_				
IICTOC	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0				

"-": Unimplemented, read as "0"

# I<sup>2</sup>C Register List

# I<sup>2</sup>C Data Register

The IICD register is used to store the data being transmitted and received. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the IICD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the IICD register.

Rev. 1.10 126 August 23, 2024



#### • IICD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	х	Х	х	х	Х

"x": Unknown

Bit  $7 \sim 0$  **D7~D0:** I<sup>2</sup>C data register bit  $7 \sim \text{bit } 0$ 

#### I<sup>2</sup>C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. Bits  $7\sim1$  of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

#### IICA Register

Bit	7	6	5	4	3	2	1	0
Name	A6	A5	A4	A3	A2	A1	A0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	0	0	0	0	0	0	0	_

Bit  $7 \sim 1$  **A6~A0:** I<sup>2</sup>C slave address

A6 $\sim$ A0 is the I<sup>2</sup>C slave address bit 6  $\sim$ bit 0.

Bit 0 Unimplemented, read as "0"

#### I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, IICC0, IICC1 and IICTOC. The IICC0 register is used to control the enable/disable function and select the debounce time. The IICC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, IICTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

#### IICC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	IICDEB1	IICDEB0	IICEN	_
R/W	_	_	_	_	R/W	R/W	R/W	_
POR	_	_	_	_	0	0	0	_

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **IICDEB1~IICDEB0:** I<sup>2</sup>C debounce time selection

00: No debounce

01: 2 system clock debounce 1x: 4 system clock debounce

Note that the  $I^2C$  debounce circuit will operate normally if the system clock,  $f_{SYS}$ , is derived from the  $f_H$  clock or the IAMWU bit is equal to 0. Otherwise, the debounce circuit will have no effect and be bypassed.

Bit 1 IICEN: I<sup>2</sup>C enable control

0: Disable 1: Enable

The bit is the overall on/off control for the I<sup>2</sup>C interface. When the IICEN bit is cleared to zero to disable the I<sup>2</sup>C interface, the SDA and SCL lines will lose their I<sup>2</sup>C function and the I<sup>2</sup>C operating current will be reduced to a minimum value. When the bit is high the I<sup>2</sup>C interface is enabled. If the IICEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and



should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

#### • IICC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated. Below is an example of the flow of a two-byte I<sup>2</sup>C data transfer.

First, I<sup>2</sup>C slave device receives a start signal from I<sup>2</sup>C master and then HCF bit is automatically cleared to zero. Second, I<sup>2</sup>C slave device finishes receiving the 1st data byte and then HCF bit is automatically set high. Third, user read the 1st data byte from IICD register by the application program and then HCF bit is automatically cleared to zero. Fourth, I<sup>2</sup>C slave device finishes receiving the 2nd data byte and then HCF bit is automatically set to one and so on. Finally, I<sup>2</sup>C slave device receives a stop signal from I<sup>2</sup>C master and then HCF bit is automatically set high.

Bit 6 **HAAS:** I<sup>2</sup>C bus address match flag

0: Address not match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB:** I<sup>2</sup>C bus busy flag

0: I2C Bus is not busy

1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 **TXAK:** I<sup>2</sup>C bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C slave read/write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Rev. 1.10 128 August 23, 2024



Bit 1 IAMWU: I<sup>2</sup>C address match wake-up control

0: Disable 1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake-up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake-up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK:** I<sup>2</sup>C bus receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus.

#### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

Step 1

Configure the corresponding pin-shared function as the I<sup>2</sup>C functional pins and set the IICEN bit to "1" to enable the I<sup>2</sup>C bus.


• Step 2

Write the slave address of the device to the I<sup>2</sup>C bus address register IICA.

• Step 3

Set the I<sup>2</sup>C interrupt enable bit of the interrupt control register to enable the I<sup>2</sup>C interrupt.





I<sup>2</sup>C Bus Initialisation Flowchart

## I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

#### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

Rev. 1.10 130 August 23, 2024



# I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be set to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be set to read data from the I<sup>2</sup>C bus as a receiver.

# I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be set to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be set as a receiver and the HTX bit in the IICC1 register should be set to "0".


# I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the IICD register. If set as a transmitter, the slave device must first write the data to be transmitted into the IICD register. If set as a receiver, the slave device must read the transmitted data from the IICD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is set as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.


Rev. 1.10 131 August 23, 2024





I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.




Rev. 1.10 132 August 23, 2024



## I<sup>2</sup>C Time-out Control

In order to reduce the problem of I2C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I<sup>2</sup>C is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.



When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
IICD, IICA, IICC0	No change
IICC1	Reset to POR condition

I<sup>2</sup>C Registers after Time-out

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS5~IICTOS0 bits in the IICTOC register. The time-out time is given by the formula:  $[(1\sim64)\times32]/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

# IICTOC Register

Bit	7	6	5	4	3	2	1	0
Name	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 IICTOEN: I2C Time-out control

0: Disable

1: Enable

IICTOF: I2C Time-out flag Bit 6

0: No time-out occurred

1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared to zero by application program.



Bit 5~0 IICTOS5~IICTOS0: I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

I<sup>2</sup>C time-out time is equal to (IICTOS[5:0]+1)×(32/ $f_{SUB}$ ).

# Serial Interface Module - SIM - For BS24C08CA only

The BS24C08CA device contains a Serial Interface Module, which includes both the four-line SPI interface or two-line I²C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I²C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins and therefore the SIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As both interface types share the same pins and registers, the choice of whether the SPI or I²C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O pins are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.


#### **SPI Interface**

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices, etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, the device provided only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

#### **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, SCK is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. After the desired SPI configuration has been set it can be disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.



SPI Master/Slave Connection


Rev. 1.10 134 August 23, 2024



The SPI function in this device offers the following features:

- Full duplex synchronous data transfer
- · Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



## **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two registers SIMC0 and SIMC2. Note that the SIMC1 register is only used by the I<sup>2</sup>C interface.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				

"—": Unimplemented, read as "0"

# SPI Register List

#### **SPI Data Register**

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

Rev. 1.10 135 August 23, 2024



# SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	х	Х	Х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0:** SIM data register bit  $7 \sim$  bit 0

#### **SPI Control Registers**

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I<sup>2</sup>C function. The SIMC1 register is not used by the SPI function, only by the I<sup>2</sup>C function. Register SIMC0 is used to control the enable/disable function and to set the data transmission clock frequency. Register SIMC2 is used for other control functions such as LSB/MSB selection, write collision flag, etc.

#### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM operating mode control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64 011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Non SIM function

These bits setup the overall operating mode of the SIM function. As well as selecting if the  $I^2C$  or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 Unimplemented, read as "0"

Bit 3~2 **SIMDEB1~SIMDEB0:** I<sup>2</sup>C debounce time selection

The SIMDEB1~SIMDEB0 bits are only used in the I<sup>2</sup>C mode and the detailed definition is described in the I<sup>2</sup>C section.

Bit 1 SIMEN: SIM enable control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and \$\overline{SCS}\$, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Rev. 1.10 136 August 23, 2024



Bit 0 **SIMICF:** SIM SPI slave mode incomplete transfer flag

0: SIM SPI slave mode incomplete condition not occurred

1: SIM SPI slave mode incomplete condition occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

#### SIMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **D7~D6:** Undefined bits

These bits can be read or written by the application program.

Bit 5 **CKPOLB:** SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive.

1: The SCK line will be low when the clock is inactive.

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Bit 4 CKEG: SPI SCK clock active edge type selection

CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

Bit 3 MLS: SPI data shift order

0: LSB first

1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Bit 2 CSEN: SPI SCS pin control

0: Disable

1: Enable

The CSEN bit is used as an enable/disable for the  $\overline{SCS}$  pin. If this bit is low, then the  $\overline{SCS}$  pin will be disabled and placed into a floating condition. If the bit is high, the  $\overline{SCS}$  pin will be enabled and used as a select pin.

Bit 1 WCOL: SPI write collision flag

0: No collision

1: Collision

The WCOL flag is used to detect whether a data collision has occurred or not. If this bit is high, it means that data has been attempted to be written to the SIMD register



during a data transfer operation. This writing operation will be ignored if data is being transferred. This bit can be cleared by the application program.

Bit 0 TRF: SPI transmit/receive complete flag


0: SPI data is being transferred1: SPI data transfer is completed

The TRF bit is the Transmit/Receive Complete flag and is set to 1 automatically when an SPI data transfer is completed, but must cleared to 0 by the application program. It can be used to generate an interrupt.

#### **SPI Communication**


After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output a  $\overline{SCS}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagrams show the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI Master mode will continue to function if SPI clock is running.




Rev. 1.10 138 August 23, 2024





Note: For SPI slave mode, if SIMEN=1 and CSEN=0, SPI is always enabled and ignores the SCS level.

#### SPI Slave Mode Timing - CKEG=1



**SPI Transfer Control Flow Chart** 

#### SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and SCS=0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX

August 23, 2024 Rev. 1.10 139



buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, the SCK, SDI, SDO and  $\overline{SCS}$  can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

#### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit and the SIMEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and the  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

#### **Master Mode**

• Step 1

Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and SDO lines to output the data. After this, go to step 5.

For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

· Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

· Step 6

Check the TRF bit or wait for a SIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

Rev. 1.10 140 August 23, 2024



• Step 8

Clear TRF.

• Step 9

Go to step 4.

#### Slave Mode

• Step 1

Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register

Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5.

For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

• Step 8

Clear TRF.

• Step 9

Go to step 4.


#### **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

#### I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.






I<sup>2</sup>C Master/Slave Bus Connection

#### I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.


When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data; however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.



I<sup>2</sup>C Interface Block Diagram

Rev. 1.10 142 August 23, 2024





I<sup>2</sup>C Interface Operation

The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I<sup>2</sup>C interface. This uses the system clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I<sup>2</sup>C data transfer speed, there exists a relationship between the system clock, f<sub>SYS</sub>, and the I<sup>2</sup>C debounce time. For either the I<sup>2</sup>C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	f <sub>SYS</sub> > 2MHz	f <sub>SYS</sub> > 4MHz
2 system clock debounce	f <sub>SYS</sub> > 4MHz	f <sub>SYS</sub> > 8MHz
4 system clock debounce	f <sub>SYS</sub> > 4MHz	f <sub>SYS</sub> > 8MHz

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

# I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF			
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK			
SIMA	A6	A5	A4	A3	A2	A1	A0	D0			
SIMD	D7	D6	D5	D4	D3	D2	D1	D0			
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0			

"—": Unimplemented, read as "0"

I<sup>2</sup>C Register List

#### I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

Rev. 1.10 143 August 23, 2024



## SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7 \sim 0$  **D7~D0:** SIM data register bit  $7 \sim \text{bit } 0$ 

#### I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits  $7\sim1$  of the SIMA register define the device slave address. Bit 0 is not implemented.

When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

## SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	A6	A5	A4	A3	A2	A1	A0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 1$  **A6~A0:** I<sup>2</sup>C slave address

A6~A0 is the I2C slave address bit 6~bit 0.

Bit 0 **D0:** Reserved bit, can be read or written

#### I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The register SIMC0 is used to control the enable/disable function and to select the I<sup>2</sup>C slave mode and debounce time. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, SIMTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

# SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 **SIM2~SIM0:** SIM Operating Mode Control

000: SPI master mode; SPI clock is  $f_{\rm SYS}/4$  001: SPI master mode; SPI clock is  $f_{\rm SYS}/16$  010: SPI master mode; SPI clock is  $f_{\rm SYS}/64$ 

011: SPI master mode; SPI clock is f<sub>SUB</sub> 100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Non SIM function

These bits setup the overall operating mode of the SIM function. As well as selecting if the  $I^2C$  or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Rev. 1.10 144 August 23, 2024



Bit 4 Unimplemented, read as "0"

Bit 3~2 **SIMDEB1~SIMDEB0:** I<sup>2</sup>C Debounce Time Selection

00: No debounce

01: 2 system clock debounce 1x: 4 system clock debounce

These bits are used to select the I<sup>2</sup>C debounce time when the SIM is configured as the I<sup>2</sup>C interface function by setting the SIM2~SIM0 bits to "110".

Bit 1 SIMEN: SIM Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the <u>SIMEN</u> bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and <u>SCS</u>, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 **SIMICF:** SIM SPI Incomplete Flag

The SIMICF bit is only used in the SPI mode and the detailed definition is described in the SPI section.

#### SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer completion flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Here is an example of a two-byte I<sup>2</sup>C data transfer flow. First, I<sup>2</sup>C slave device receives a start signal from I<sup>2</sup>C master and then the HCF bit is automatically cleared to zero. Second, I<sup>2</sup>C slave device finishes receiving the 1st data byte and then the HCF bit is automatically set high. Third, user reads the 1st data byte from the SIMD register by the application program and then the HCF bit is automatically cleared to zero. Fourth, I<sup>2</sup>C slave device finishes receiving the 2nd data byte and then the HCF bit is automatically set to one, and so on. Finally, I<sup>2</sup>C slave device receives a stop signal from I<sup>2</sup>C master and then the HCF bit is automatically set high.

Bit 6 HAAS: I<sup>2</sup>C Bus data transfer completion flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB:** I<sup>2</sup>C Bus busy flag

0: I<sup>2</sup>C Bus is not busy 1: I<sup>2</sup>C Bus is busy



The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be cleared to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device transmitter/receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAK: I<sup>2</sup>C bus transmit acknowledge flag

0: Slave sends acknowledge flag

1: Slave does not send acknowledge flag

The TXAK flag is the transmit acknowledge flag. After the slave device has received 8 bits of data, this flag will be transmitted to the bus on the 9<sup>th</sup> clock from the slave device. The slave device must always set the TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C slave read/write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C Address Match Wake-Up control

0: Disable

1: Enable – must be cleared by the application program after wake-up

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake-up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake-up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK:** I<sup>2</sup>C bus receive acknowledge flag

0: Slave receives acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9<sup>th</sup> clock, after 8 bits of data have been transmitted. When the slave device is in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

#### I<sup>2</sup>C Bus Communication


Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from either an address match or the completion of an 8-bit data transfer or the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8<sup>th</sup> bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine

Rev. 1.10 146 August 23, 2024



whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus; the following are steps to achieve this:

- Step 1
   Set the SIM2~SIM0 bits to "110" and SIMEN bit to "1" in the SIMC0 register to enable the I<sup>2</sup>C bus.
- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.
- Step 3
   Set the SIME interrupt enable bit of the interrupt control register to enable the SIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart

#### I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

# I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8<sup>th</sup> bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9<sup>th</sup> bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source

Rev. 1.10 147 August 23, 2024



has come from either a matching slave address, the completion of a data byte transfer or the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

## I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".


#### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9<sup>th</sup> clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.


Rev. 1.10 148 August 23, 2024





Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

## I<sup>2</sup>C Communication Timing Diagram




I<sup>2</sup>C Bus ISR Flow Chart



#### I<sup>2</sup>C Time-out Control

In order to reduce the I<sup>2</sup>C lockup problem due to reception of erroneous clock sources, a time-out function is provided. If the clock source connected to the I<sup>2</sup>C bus is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts to count on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out period specified by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.



I<sup>2</sup>C Time-out

When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out			
SIMD, SIMA, SIMC0	No change			
SIMC1	Reset to POR condition			

I<sup>2</sup>C Registers after Time-out

The SIMTOF flag can be cleared by the application program. There are 64 time-out period selections which can be selected using the SIMTOS5~SIMTOS0 bits in the SIMTOC register. The time-out duration is calculated by the formula:  $((1\sim64)\times(32/f_{SUB}))$ . This gives a time-out period which ranges from about 1ms to 64ms.

## SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIM- TOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **SIMTOEN:** SIM I<sup>2</sup>C Time-out control

0: Disable 1: Enable

Rev. 1.10 150 August 23, 2024



Bit 6 **SIMTOF:** SIM I<sup>2</sup>C Time-out flag

0: No time-out occurred
1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared to zero by application

orogram.


Bit 5~0 **SIMTOS5~SIMTOS0:** SIM I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C Time-out clock source is f<sub>SUB</sub>/32.

I<sup>2</sup>C Time-out period is equal to (SIMTOS[5:0]+1)×(32/f<sub>SUB</sub>).

# Cyclic Redundancy Check - CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



# **CRC Registers**

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

Register	Bit							
Name	7	6	5	4	3	2	1	0
CRCCR	_	_	_	_	_	_	_	POLY
CRCIN	D7	D6	D5	D4	D3	D2	D1	D0
CRCDL	D7	D6	D5	D4	D3	D2	D1	D0
CRCDH	D15	D14	D13	D12	D11	D10	D9	D8

"-": Unimplemented, read as "0"

**CRC Register List** 

# CRCCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	POLY
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **POLY:** 16-bit CRC generating polynomial selection

0: CRC-CCITT: X<sup>16</sup>+X<sup>12</sup>+X<sup>5</sup>+1 1: CRC-16: X<sup>16</sup>+X<sup>15</sup>+X<sup>2</sup>+1



#### CRCIN Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** CRC input data register

#### CRCDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** 16-bit CRC checksum low byte data register

#### CRCDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** 16-bit CRC checksum high byte data register

#### **CRC Operation**

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It cannot support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

- CRC-CCITT: X16+X12+X5+1.
- CRC-16: X<sup>16</sup>+X<sup>15</sup>+X<sup>2</sup>+1.

# **CRC Computation**

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.

#### **CRC Calculation Procedures:**

- $1. \ Clear$  the checksum register pair, CRCDH and CRCDL.
- 2. Execute an "Exclusive OR" operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
- 3. Shift the temporary CRCSUM value left by one bit and move a "0" into the LSB.
- 4. Check the shifted temporary CRCSUM value after procedure 3.
  If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM.

Rev. 1.10 152 August 23, 2024



Otherwise, execute an "Exclusive OR" operation with the shifted temporary CRCSUM in procedure 3 and a data "8005H". Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an "Exclusive OR" operation is "8005H" for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is "1021H".

- 5. Repeat the procedure 3 ~ procedure 4 until all bits of the input data byte are completely calculated.
- 6. Repeat the procedure 2 ~ procedure 5 until all of the input data bytes are completely calculated. Then, the latest calculated result is the final CRC checksum, CRCSUM.

#### **CRC Calculation Examples:**

• Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

CRC Data Input	00H	01H	02H	03H	04H	05H	06H	07H
CRC-CCITT (X <sup>16</sup> +X <sup>12</sup> +X <sup>5</sup> +1)	0000H	1021H	2042H	3063H	4084H	50A5H	60C6H	70E7H
CRC-16 (X <sup>16</sup> +X <sup>15</sup> +X <sup>2</sup> +1)	0000H	8005H	800FH	000AH	801BH	001EH	0014H	8011H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

• Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

CRC Data Input	CRCIN=78H→56H→34H→12H
CRC-CCITT (X <sup>16</sup> +X <sup>12</sup> +X <sup>5</sup> +1)	(CRCDH, CRCDL)=FF9FH→BBC3H→A367H→D0FAH
CRC-16 (X <sup>16</sup> +X <sup>15</sup> +X <sup>2</sup> +1)	(CRCDH, CRCDL)=0110h→91F1h→F2DEh→5C43h

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

### **Program Memory CRC Checksum Calculation Example:**

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
- 3. Execute the table read instruction to read the program memory data value.
- 4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 5. Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.


Rev. 1.10 153 August 23, 2024



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The devices contain several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the Serial Interface Module, I²C Interface, Touch Keys, TMs, Time Bases, A/D converter and the Multi-function, etc.


The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.



Interrupt Structure - BS24B04CA

Rev. 1.10 154 August 23, 2024





Interrupt Structure - BS24C08CA

# **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFI register which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
INTn Pin	INTnE	INTnF	n=0 for BS24B04CA n=0~1 for BS24C08CA
SIM	SIME	SIMF	For BS24C08CA only
Time Base	TBnE	TBnF	n=0~1
Touch Key	TKME	TKMF	_
A/D Converter	ADE	ADF	_

Rev. 1.10 155 August 23, 2024



Function	Enable Bit Request Flag		Notes	
СТМ	CTMnPE	CTMnPF	n=0~3 for BS24B04CA	
CTIVI	CTMnAE	CTMnAF	n=0~2 for BS24C08CA	
PTM	PTMPE	PTMPF	For BC24C00CA only	
PTIVI	PTMAE	PTMAF	For BS24C08CA only	
I <sup>2</sup> C Interface	IICE	IICF	For BS24B04CA only	
Multi-function	MFE	MFF	For BS24C08CA only	

#### **Interrupt Register Bit Naming Conventions**

Register				В	it			
Name	7	6	5	4	3	2	1	0
INTC0	_	TKMF	TB0F	INT0F	TKME	TB0E	INT0E	EMI
INTEG	_	_	_	_	_	_	INT0S1	INT0S0
INTC1	CTM1PF	ADF	CTM0AF	CTM0PF	CTM1PE	ADE	CTM0AE	CTM0PE
INTC2	CTM2AF	CTM2PF	TB1F	CTM1AF	CTM2AE	CTM2PE	TB1E	CTM1AE
INTC3	_	CTM3AF	CTM3PF	IICF	_	СТМЗАЕ	СТМЗРЕ	IICE

"—": Unimplemented, read as "0"

## Interrupt Register List - BS24B04CA

Register				В	it			
Name	7	6	5	4	3	2	1	0
INTC0	_	TKMF	TB0F	INT0F	TKME	TB0E	INT0E	EMI
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
INTC1	MFF	ADF	PTMAF	PTMPF	MFE	ADE	PTMAE	PTMPE
INTC2	CTM0AF	CTM0PF	TB1F	INT1F	CTM0AE	CTM0PE	TB1E	INT1E
INTC3	_	_	_	SIMF	_	_	_	SIME
MFI	CTM2AF	CTM2PF	CTM1AF	CTM1PF	CTM2AE	CTM2PE	CTM1AE	CTM1PE

"—": Unimplemented, read as "0"

# Interrupt Register List - BS24C08CA

# • INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TKMF	TB0F	INT0F	TKME	TB0E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TKMF:** Touch key interrupt request flag

0: No request1: Interrupt request

Bit 5 **TB0F:** Time Base 0 interrupt request flag

0: No request1: Interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: No request1: Interrupt request

Bit 3 **TKME:** Touch key interrupt control

0: Disable 1: Enable

Rev. 1.10 156 August 23, 2024



Bit 2 **TB0E:** Time Base 0 interrupt control

0: Disable 1: Enable

Bit 1 INT0E: INT0 interrupt control

0: Disable 1: Enable

Bit 0 **EMI:** Global interrupt control

0: Disable 1: Enable

### • INTEG Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INT0S1	INT0S0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

# • INTEG Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **INT1S1~INT1S0:** Interrupt edge control for INT1 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

# • INTC1 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	CTM1PF	ADF	CTM0AF	CTM0PF	CTM1PE	ADE	CTM0AE	CTM0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTM1PF: CTM1 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 6 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 5 CTM0AF: CTM0 comparator A match interrupt request flag

0: No request1: Interrupt request



Bit 4 CTM0PF: CTM0 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 CTM1PE: CTM1 comparator P match interrupt control

0: No request1: Interrupt request

Bit 2 **ADE:** A/D Converter interrupt control

0: Disable 1: Enable

Bit 1 CTM0AE: CTM0 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTM0PE: CTM0 comparator P match interrupt control

0: Disable 1: Enable

# • INTC1 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	MFF	ADF	PTMAF	PTMPF	MFE	ADE	PTMAE	PTMPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 MFF: Multi-function interrupt request flag

0: No request1: Interrupt request

Bit 6 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 5 **PTMAF:** PTM comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 **PTMPF:** PTM comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 MFE: Multi-function interrupt control

0: Disable 1: Enable

Bit 2 ADE: A/D Converter interrupt control

0: Disable 1: Enable

Bit 1 **PTMAE:** PTM comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTMPE:** PTM comparator P match interrupt control

0: Disable 1: Enable



## • INTC2 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	CTM2AF	CTM2PF	TB1F	CTM1AF	CTM2AE	CTM2PE	TB1E	CTM1AE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTM2AF: CTM2 comparator A match interrupt request flag

0: No request1: Interrupt request

1. Interrupt request

Bit 6 CTM2PF: CTM2 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 5 TB1F: Time base 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 CTM1AF: CTM1 comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 3 CTM2AE: CTM2 comparator A match interrupt control

0: Disable 1: Enable

Bit 2 CTM2PE: CTM2 comparator P match interrupt control

0: Disable 1: Enable

Bit 1 **TB1E:** Time base 1 interrupt control

0: Disable 1: Enable

Bit 0 **CTM1AE:** CTM1A interrupt control

0: Disable 1: Enable

#### • INTC2 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	CTM0AF	CTM0PF	TB1F	INT1F	CTM0AE	CTM0PE	TB1E	INT1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTM0AF: CTM0 comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 6 CTM0PF: CTM0 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 5 **TB1F:** Time base 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 INT1F: INT1 interrupt request flag

0: No request1: Interrupt request

Bit 3 CTM0AE: CTM0 comparator A match interrupt control

0: Disable 1: Enable



Bit 2 CTM0PE: CTM0 comparator P match interrupt control

0: Disable1: Enable

Bit 1 **TB1E:** Time base 1 interrupt control

0: Disable 1: Enable

Bit 0 **INT1E:** INT1 interrupt control

0: Disable 1: Enable

## • INTC3 Register - BS24B04CA

Bit	7	6	5	4	3	2	1	0
Name	_	CTM3AF	CTM3PF	IICF	_	СТМЗАЕ	СТМЗРЕ	IICE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	_	0	0	0	_	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 CTM3AF: CTM3 comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 5 CTM3PF: CTM3 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 4 IICF: I<sup>2</sup>C interrupt request flag

0: No request1: Interrupt request

Bit 3 Unimplemented, read as "0"

Bit 2 CTM3AE: CTM3 comparator A match interrupt control

0: Disable 1: Enable

Bit 1 CTM3PE: CTM3 comparator P match interrupt control

0: Disable1: Enable

Bit 0 IICE: I<sup>2</sup>C interrupt control

0: Disable 1: Enable

# • INTC3 Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	SIMF	_	_	_	SIME
R/W	_	_	_	R/W	_	_	_	R/W
POR	_	_	_	0	_	_	_	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 SIMF: SIM interrupt request flag

0: No request

1: Interrupt request Unimplemented, read as "0"

Bit 0 SIME: SIM interrupt control

Bit 3~1

0: Disable 1: Enable

Rev. 1.10 160 August 23, 2024



#### • MFI Register - BS24C08CA

Bit	7	6	5	4	3	2	1	0
Name	CTM2AF	CTM2PF	CTM1AF	CTM1PF	CTM2AE	CTM2PE	CTM1AE	CTM1PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTM2AF: CTM2 comparator A match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 6 CTM2PF: CTM2 comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 5 CTM1AF: CTM1 comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 CTM1PF: CTM1 comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

Bit 3 CTM2AE: CTM2 comparator A match interrupt control

0: Disable 1: Enable

bit 2 CTM2PE: CTM2 comparator P match interrupt control

0: Disable 1: Enable

Bit 1 CTM1AE: CTM1 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTM1PE: CTM1 comparator P match interrupt control

0: Disable 1: Enable

## **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine



must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the interrupt structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device are in SLEEP or IDLE Mode.

# **External Interrupt**

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to their respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bits, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pins, a subroutine call to the corresponding external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

#### A/D Converter Interrupt

An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the Interrupt is serviced, the A/D Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Rev. 1.10 162 August 23, 2024



## **Touch Key Interrupt**

For a Touch Key interrupt to occur, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. An actual Touch Key interrupt will take place when the Touch Key interrupt request flag, TMKF, is set, a situation that will occur when the time slot counter overflows. When the interrupt is enabled, the stack is not full and the Touch Key time slot counter overflow occurs, a subroutine call to the relevant interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.

#### I<sup>2</sup>C Interrupt

An I<sup>2</sup>C interrupt request will take place when the I<sup>2</sup>C Interrupt request flag, IICF, is set, which occurs when a byte of data has been received or transmitted by the I<sup>2</sup>C interface, or an I<sup>2</sup>C slave address match occurs, or an I<sup>2</sup>C bus time-out occurs. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the I<sup>2</sup>C Interrupt enable bit, IICE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the I<sup>2</sup>C Interrupt vector, will take place. When the interrupt is serviced, the I<sup>2</sup>C Interrupt flag, IICF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **Multi-function Interrupts**

Within the BS24C08CA device there is a Multi-function interrupt. Unlike the other independent interrupts, the interrupt has no independent source, but rather is formed from other existing interrupt sources, namely the CTM1 interrupt and CTM2 interrupt.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag MFF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flag will be automatically reset when the interrupt is serviced, the request flag from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

# Serial Interface Module Interrupt


The Serial Interface Module Interrupt, also known as the SIM interrupt, is controlled by the SPI or I<sup>2</sup>C data transfer. A SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I<sup>2</sup>C slave address match or I<sup>2</sup>C bus time-out occurrence. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective SIM Interrupt vector, will take place. When the Serial Interface Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. The SIMF flag will also be automatically cleared.



## **Time Base Interrupt**

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happen their respective interrupt request flags, TB0F or TB1F, will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources  $f_{PSC0}$  or  $f_{PSC1}$ , originate from the internal clock source  $f_{SYS}$ ,  $f_{SYS/4}$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock which in turn controls the Time Base interrupt period is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits respectively.



**Time Base Interrupt** 

#### TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	_	CLKSEL01	CLKSEL00	_	TB02	TB01	TB00
R/W	R/W	_	R/W	R/W	_	R/W	R/W	R/W
POR	0	_	0	0	_	0	0	0

Bit 7 **TB0ON:** Time Base 0 enable control

0: Disable 1: Enable

Bit 6 Unimplemented, read as "0"

Bit 5~4 CLKSEL01~CLKSEL00: Prescaler 0 clock source f<sub>PSC0</sub> selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

Bit 3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00:** Time Base 0 time-out period selection

000: 2<sup>4</sup>/f<sub>PSC</sub> 001: 2<sup>5</sup>/f<sub>PSC</sub> 010: 2<sup>6</sup>/f<sub>PSC</sub> 011: 2<sup>7</sup>/f<sub>PSC</sub> 100: 2<sup>8</sup>/f<sub>PSC</sub> 101: 2<sup>9</sup>/f<sub>PSC</sub> 110: 2<sup>10</sup>/f<sub>PSC</sub> 111: 2<sup>11</sup>/f<sub>PSC</sub>

Rev. 1.10 164 August 23, 2024



#### • TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	_	CLKSEL11	CLKSEL10	_	TB12	TB11	TB10
R/W	R/W	_	R/W	R/W	_	R/W	R/W	R/W
POR	0	_	0	0	_	0	0	0

Bit 7 **TB1ON:** Time Base 1 enable control

0: Disable

1: Enable

Bit 6 Unimplemented, read as "0"

Bit 5~4 CLKSEL11~CLKSEL10: Prescaler 1 clock source f<sub>PSC1</sub> selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

Bit 3 Unimplemented, read as "0"

Bit 2~0 **TB12~TB10:** Time Base 1 time-out period selection

000: 2<sup>4</sup>/f<sub>PSC</sub> 001: 2<sup>5</sup>/f<sub>PSC</sub> 010: 2<sup>6</sup>/f<sub>PSC</sub> 011: 2<sup>7</sup>/f<sub>PSC</sub> 100: 2<sup>8</sup>/f<sub>PSC</sub> 101: 2<sup>9</sup>/f<sub>PSC</sub> 110: 2<sup>10</sup>/f<sub>PSC</sub> 111: 2<sup>11</sup>/f<sub>PSC</sub>

### **TM Interrupts**

The Compact and Periodic Type TMs each has two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. For the BS24B04CA device, all of the TM interrupts are independent interrupts. For the BS24C08CA device, the CTM0 and PTM interrupts are independent interrupt and the CTM1 and CTM2 interrupts are contained within the Multi-function Interrupt. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

For the BS24B04CA device TM interrupts and the BS24C08CA device CTM0 and PTM interrupts, to allow the program to branch to the CTMn or PTM interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and the CTMn or PTM comparator match situation occurs, a subroutine call to the CTMn or PTM Interrupt vector location, will take place. When the TM interrupt is serviced, the CTMn or PTM interrupt request flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

For the BS24C08CA CTM1 and CTM2 interrupts, to allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, respective CTMn Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFE, must first be set. When the interrupt is enabled, the stack is not full and a CTMn comparator match situation occurs, a subroutine call to the Multi-function Interrupt vector location, will take place. When the CTMn interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the CTMn interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



#### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is gene rated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

## **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.10 166 August 23, 2024



# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options			
I/O Pin-Shared Options				
1	RES pin reset function selection:  1: I/O port  2: RES pin			
Oscillator Option				
2	HIRC Frequency Selection – f <sub>HIRC</sub> : 8MHz, 12MHz or 16MHz			


Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be setup to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Rev. 1.10 167 August 23, 2024




# **Application Circuits**

# BS24B04CA



# BS24C08CA



Rev. 1.10 168 August 23, 2024



#### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

## **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



## **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.10 170 August 23, 2024



# **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

# **Table Conventions**

x: Bits immediate data m: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 Note	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 Note	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected		
Data Move					
MOV A,[m]	Move Data Memory to ACC	1	None		
MOV [m],A	Move ACC to Data Memory	1 Note	None		
MOV A,x	Move immediate data to ACC	1	None		
Bit Operation					
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None		
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None		
Branch Opera	tion				
JMP addr	Jump unconditionally	2	None		
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None		
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None		
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None		
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 Note	None		
SIZ [m]	Skip if increment Data Memory is zero	1 Note	None		
SDZ [m]	Skip if decrement Data Memory is zero	1 Note	None		
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 Note	None		
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None		
CALL addr	Subroutine call	2	None		
RET	Return from subroutine	2	None		
RET A,x	Return from subroutine and load immediate data to ACC	2	None		
RETI	Return from interrupt	2	None		
Table Read Op	peration				
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 <sup>Note</sup>	None		
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None		
Miscellaneous					
NOP	No operation	1	None		
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None		
SET [m]	Set Data Memory	1 <sup>Note</sup>	None		
CLR WDT	Clear Watchdog Timer	1	TO, PDF		
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None		
HALT	Enter power down mode	1	TO, PDF		

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

Rev. 1.10 172 August 23, 2024

<sup>2.</sup> Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



# **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

**ADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & [m] \leftarrow ACC + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{aligned}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**AND A,x** Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" x$ 

Affected flag(s) Z



ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\begin{aligned} & \text{Operation} & & [m].i \leftarrow 0 \\ & \text{Affected flag(s)} & & \text{None} \end{aligned}$ 

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement).

Bits which previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement).

Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result

is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow \overline{[m]}$ 

Affected flag(s) Z

Rev. 1.10 174 August 23, 2024



**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s)

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation

Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

Rev. 1.10 176 August 23, 2024

# BS24B04CA/BS24C08CA Touch A/D OTP MCU



**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

**RLC [m]** Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s) C





**RLCA [m]** Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

**RRA** [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

**RRC [m]** Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

Rev. 1.10 178 August 23, 2024



**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None



**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C

**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C

flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ 

Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None

Rev. 1.10 180 August 23, 2024



**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 $\sim$ ACC.0  $\leftarrow$  [m].7 $\sim$ [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

**TABRD [m]** Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer (TBHP and TBLP or only

TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to

TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

 $TBLH \leftarrow program \ code \ (high \ byte)$ 

Affected flag(s) None





**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.10 182 August 23, 2024



# **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



# 8-pin SOP (150mil) Outline Dimensions








Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A		0.236 BSC		
В		0.154 BSC		
С	0.012	_	0.020	
C'	0.193 BSC			
D	_	_	0.069	
E	0.050 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	


Complete	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A		6.00 BSC				
В	3.90 BSC					
С	0.31	_	0.51			
C'	4.90 BSC					
D	_	_	1.75			
E	1.27 BSC					
F	0.10	_	0.25			
G	0.40	_	1.27			
Н	0.10 — 0.25					
α	0° — 8°					

Rev. 1.10 184 August 23, 2024



# 16-pin NSOP (150mil) Outline Dimensions









Comphal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A		0.236 BSC		
В		0.154 BSC		
С	0.012	_	0.020	
C,	0.390 BSC			
D	_	_	0.069	
E	0.050 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm				
Зушьог	Min.	Nom.	Max.		
А		6.00 BSC			
В		3.90 BSC			
С	0.31	_	0.51		
C,		9.90 BSC			
D	_	_	1.75		
E		1.27 BSC			
F	0.10	_	0.25		
G	0.40	_	1.27		
Н	0.10	_	0.25		
α	0°	0° — 8°			



# 20-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in inch					
	Min.	Nom.	Max.			
A		0.406 BSC				
В		0.295 BSC				
С	0.012	_	0.020			
C'	0.504 BSC					
D	_	_	0.104			
E	0.050 BSC					
F	0.004	_	0.012			
G	0.016	_	0.050			
Н	0.008	_	0.013			
α	0°	_	8°			


Symbol	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A		10.30 BSC				
В		7.50 BSC				
С	0.31	_	0.51			
C'	12.80 BSC					
D	_	_	2.65			
E	1.27 BSC					
F	0.10	_	0.30			
G	0.40	_	1.27			
Н	0.20 — 0.33					
α	0°	_	8°			


Rev. 1.10 186 August 23, 2024



# 24-pin SOP (300mil) Outline Dimensions









Comphal	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A		0.406 BSC				
В		0.295 BSC				
С	0.012	_	0.020			
C'	0.606 BSC					
D	_	_	0.104			
E	0.050 BSC					
F	0.004	_	0.012			
G	0.016	_	0.050			
Н	0.008	_	0.013			
α	0°	0° — 8°				

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
A	10.30 BSC			
В	7.50 BSC			
С	0.31	_	0.51	
C'	15.40 BSC			
D	_	_	2.65	
E	1.27 BSC			
F	0.10	_	0.30	
G	0.40	_	1.27	
Н	0.20	_	0.33	
α	0°	_	8°	



# 24-pin SSOP (150mil) Outline Dimensions







Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A	0.236 BSC			
В	0.154 BSC			
С	0.008	_	0.012	
C'	0.341 BSC			
D	_	_	0.069	
E	0.025 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
A	6.00 BSC			
В	3.90 BSC			
С	0.20	_	0.30	
C'	8.66 BSC			
D	_	_	1.75	
E	0.635 BSC			
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	

Rev. 1.10 188 August 23, 2024



Copyright® 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.